

Page 1 of 25

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS PRESETTABLE 8-BIT SYNCHRONOUS BINARY DOWN COUNTER WITH A FULLY BUFFERED OUTPUT

BASED ON TYPE 40103B

ESCC Detail Specification No. 9204/036

Issue 4	October 2014



Document Custodian: European Space Agency - see https://escies.org



PAGE 2

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2014. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



PAGE 3

DOCUMENTATION CHANGE NOTICE

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
876	Specification upissued to incorporate editorial changes per DCR.



ISSUE 4

TABLE OF CONTENTS

1	GENERAL	5
1.1	SCOPE	5
1.2	APPLICABLE DOCUMENTS	5
1.3	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	5
1.4	THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS	5
1.4.1	The ESCC Component Number	5
1.4.2	Component Type Variants	5
1.5	MAXIMUM RATINGS	6
1.6	HANDLING PRECAUTIONS	6
1.7	PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION	6
1.7.1	Flat Package (FP) - 16 Pin	7
1.7.2	Dual-in-line Package (DIP) - 16 Pin	8
1.7.3	Chip Carrier Package (CCP) - 20 Terminal	9
1.7.4	Small Outline Ceramic Package (SO) - 16 Pin	11
1.7.5	Notes to Physical Dimensions and Terminal Identification	12
1.8	FUNCTIONAL DIAGRAM	12
1.9	PIN ASSIGNMENT	13
1.10	TRUTH TABLE AND TIMING CHART	13
1.11	INPUT PROTECTION NETWORK	15
2	REQUIREMENTS	15
2.1	GENERAL	15
2.1.1	Deviations from the Generic Specification	15
2.2	MARKING	15
2.3	ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES	15
2.3.1	Room Temperature Electrical Measurements	16
2.3.2	High and Low Temperatures Electrical Measurements	19
2.3.3	Notes to Electrical Measurement Tables	20
2.4	PARAMETER DRIFT VALUES	21
2.5	INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS	22
2.6	HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS	23
2.6.1	N-Channel HTRB	23
2.6.2	P-Channel HTRB	24
2.7	POWER BURN-IN CONDITIONS	24
2.8	OPERATING LIFE CONDITIONS	24
APPEND	NX 'A'	25



No. 9204/036

ISSUE 4

1 <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

1.2 <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics

1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

1.4.1 <u>The ESCC Component Number</u> The ESCC Component Number shall be constituted as follows:

Example: 920403601

- Detail Specification Reference: 9204036
- Component Type Variant Number: 01 (as required)

1.4.2 <u>Component Type Variants</u>

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Terminal Material and/or Finish	Weight max g
01	40103B	FP	G2	0.7
02	40103B	FP	G4	0.7
07	40103B	CCP	2	0.6
08	40103B	DIP	G2	2.2
09	40103B	DIP	G4	2.2
10	40103B	SO	G2	0.7
11	40103B	SO	G4	0.7

The terminal material and/or finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.



No. 9204/036

ISSUE 4

1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	V_{DD}	-0.5 to 18	V	Note 1
Input Voltage	V _{IN}	-0.5 to V _{DD} +0.5	V	Note 1 Power on
Input Current	I _{IN}	±10	mA	-
Device Power Dissipation (Continuous)	P _D	200	mW	-
Power Dissipation per Output	P _{DSO}	100	mW	-
Operating Temperature Range	T _{op}	-55 to +125	°C	T _{amb}
Storage Temperature Range	T _{stg}	-65 to +150	°C	-
Soldering Temperature For FP, DIP and SO For CCP	T _{sol}	+265 +245	°C	Note 2 Note 3

NOTES:

- 1. Device is functional for $3V \le V_{DD} \le 15V$.
- 2. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.
- 3. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

1.6 HANDLING PRECAUTIONS


These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.


These components are categorised as Class 1 per ESCC Basic Specification No. 23800 with a minimum Critical Path Failure Voltage of 400 Volts.

1.7 <u>PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION</u> Consolidated Notes are given following the case drawings and dimensions.



ISSUE 4






Cumpholo	Dimensions mm		Natao
Symbols	Min	Max	Notes
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.1	0.15	5
E	8.76	9.01	
F	1.27 BSC		3, 6
G	0.38	0.48	5
н	6	-	5
L	18.75	22	
М	0.33	0.43	
N	4.32 TYPICAL		



ISSUE 4

1.7.2 <u>Dual-in-line Package (DIP) - 16 Pin</u>




Symbolo	Dimensi	ons mm	Notoo
Symbols	Min	Max	Notes
A	2.1	2.71	
a1	3	3.7	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.4	0.5	5
b1	1.14	1.5	5
С	0.2	0.3	5
D	20.06	20.58	
E	7.36	7.87	
е	2.54	BSC	4, 6
e1	17.65	17.9	
e2	7.62	8.12	
F	7.29	7.7	
I	-	3.83	



ISSUE 4

Symbols	Dimensi	ons mm	Notes
Symbols	Min	Max	NOLES
К	10.9	12.1	

1.7.3 Chip Carrier Package (CCP) - 20 Terminal



Symbolo	Dimensions mm		Netes
Symbols	Min	Max	Notes
A	1.14	1.95	
A1	1.63	2.36	
В	0.55	0.72	5
С	1.06	1.47	5

ESCC Detail Specification





ISSUE 4

Querra la cla	Dimensions mm		Natas
Symbols	Min	Max	
C1	1.91	2.41	
D	8.67	9.09	
D1	7.21	7.52	
d, d1	1.27	BSC	3
d2	7.62 BSC		
Е	8.67	9.09	
E1	7.21	7.52	
e, e1	1.27	BSC	3
e2	7.62 BSC		
f, g	-	0.76	
h, h1	1.01 TYPICAL		8
j, j1	0.51 TYPICAL		7



1.7.4 Small Outline Ceramic Package (SO) - 16 Pin





Symbolo	Dimensions mm		Notoo
Symbols	Min	Max	Notes
А	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.1	0.15	5
E	8.76	9.01	
F	1.27 BSC		3, 6
G	0.38	0.48	5
н	0.6	0.9	5

ESCC Detail Specification



ISSUE 4


Dimensions mm		ons mm	Notoo
Symbols	Min	Max	Notes
к	9 TYPICAL		
L	10	10.65	
М	0.33	0.43	
N	4.31 TYPICAL		

1.7.5 Notes to Physical Dimensions and Terminal Identification

- 1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown.
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 5. All terminals.
- 6. 14 spaces.
- 7. Index corner only 2 dimensions.
- 8. 3 non-index corners 6 dimensions.
- 9. For all pins, either pin shape may be supplied.

1.8 FUNCTIONAL DIAGRAM

Pin numbers relate to FP, DIP and SO packages only.





1.9 <u>PIN ASSIGNMENT</u>

Dia	Fund	ction	Die	Fund	ction
Pin	FP, DIP and SO	CCP	Pin	FP, DIP and SO	CCP
1	CLK Input (Clock)	CLK Input (Clock)	11	J5 Input (Jam)	APE Input (Asynchronous Preset Enable)
2	CLR Input (Clear)	CLR Input (Clear)	12	J6 Input (Jam)	J4 Input (Jam)
3	CI Input (Carry In/Counter Enable)	-	13	J7 Input (Jam)	-
4	J0 Input (Jam)	CI Input (Carry In/Counter Enable)	14	CO Output (Carry- Out/Zero-Detect)	J5 Input (Jam)
5	J1 Input (Jam)	J0 Input (Jam)	15	SPE Input (Synchronous Preset Enable)	J6 Input (Jam)
6	J2 Input (Jam)	J1 Input (Jam)	16	V _{DD}	J7 Input (Jam)
7	J3 Input (Jam)	J2 Input (Jam)	17	-	CO Output (Carry- Out/Zero-Detect)
8	V _{SS}	-	18	-	-
9	APE Input (Asynchronous Preset Enable)	J3 Input (Jam)	19	-	SPE Input (Synchronous Preset Enable)
10	J4 Input (Jam)	V _{SS}	20	-	V _{DD}

1.10 TRUTH TABLE AND TIMING CHART


1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.

2. For synchronous operation changes occur on positive clock transitions



3. At zero count, the counters will jump to the maximum count on the next positive clock transition


C	CONTROL INPUTS			PRESET MODE	ACTION
CLR	APE	SPE	CI		
Н	Н	Н	Н		INHIBIT COUNTER
Н	Н	Н	L	SYNCHRONOUS	COUNT DOWN (Note 3)
н	Н	L	х	(Note 2)	PRESET ON NEXT POSITIVE CLOCK TRANSITION
н	L	х	х	ASYNCHRONOUS	PRESET ASYNCHRONOUSLY
L	х	Х	х	ASTINCTRONOUS	CLEAR TO MAXIMUM COUNT



PAGE 14



1.11 INPUT PROTECTION NETWORK



2 <u>REQUIREMENTS</u>

2.1 <u>GENERAL</u>

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

2.1.1 <u>Deviations from the Generic Specification</u> None.

2.2 <u>MARKING</u>

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) Terminal identification.
- (b) The ESCC qualified components symbol (for ESCC qualified components only).
- (c) The ESCC Component Number.
- (d) Traceability information.

2.3 ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES

Electrical measurements shall be performed at room, high and low temperatures. Consolidated Notes are given after the tables.



2.3.1 Room Temperature Electrical Measurements The measurements shall be performed at T_{amb} = +22 ±3 °C.

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max]
Functional Test 1	-	3014	Verify Truth Table without Load $V_{IL} = 0V, V_{IH} = 3V$ $V_{DD} = 3V, V_{SS} = 0V$ Note 2	-	-	-
Functional Test 2	-	3014	Verify Truth Table without Load $V_{IL} = 0V, V_{IH} = 15V$ $V_{DD} = 15V, V_{SS} = 0V$ Note 2	-	-	-
Quiescent Current	I _{DD}	3005	$V_{IL} = 0V, V_{IH} = 15V$ $V_{DD} = 15V, V_{SS} = 0V$ Note 3	-	1	μA
Low Level Input Current	I _{IL}	3009	V_{IN} (Under Test) = 0V V_{DD} = 15V, V_{SS} = 0V	-	-50	nA
High Level Input Current	I _{IH}	3010	V_{IN} (Under Test) = 15V V_{DD} = 15V, V_{SS} = 0V	-	50	nA
Low Level Output Voltage 1	V _{OL1}	3007	$V_{IL} = 0V, V_{IH} = 15V,$ $I_{OL} = 0A$ $V_{DD} = 15V, V_{SS} = 0V$	-	50	mV
Low Level Output Voltage 2 (Noise Immunity)	V _{OL2}	3007		-	500	mV
Low Level Output Voltage 3 (Noise Immunity)	V _{OL3}	3007	$V_{IL} = 4V, V_{IH} = 11V,$ $I_{OL} = 0A$ $V_{DD} = 15V, V_{SS} = 0V$	-	1.5	V
High Level Output Voltage 1	V _{OH1}	3006	$V_{IL} = 0V, V_{IH} = 15V,$ $I_{OH} = 0A$ $V_{DD} = 15V, V_{SS} = 0V$	14.95	-	V
High Level Output Voltage 2 (Noise Immunity)	V _{OH2}	3006		4.5	-	V
High Level Output Voltage 3 (Noise Immunity)	V _{OH3}	3006	$V_{IL} = 4V, V_{IH} = 11V,$ $I_{OH} = 0A$ $V_{DD} = 15V, V_{SS} = 0V$	13.5	-	V
Low Level Output Current 1	I _{OL1}	-		510	-	μA



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Low Level Output Current 2	I _{OL2}	-		3.4	-	mA
High Level Output Current 1	I _{OH1}	-		-510	-	μA
High Level Output Current 2	I _{OH2}	-		-3.4	-	mA
Threshold Voltage N-Channel	V _{THN}	-	CLK Input at Ground All Other Inputs: $V_{IN} = 5V$ $V_{DD} = 5V$, $I_{SS} = -10\mu A$	-0.7	-3	V
Threshold Voltage P-Channel	V _{THP}	-	CLK Input at Ground All Other Inputs: $V_{IN} = -5V$ $V_{SS} = -5V$, $I_{DD} = 10\mu A$	0.7	3	V
Input Clamp Voltage 1, to V _{SS}	V _{IC1}	-	I _{IN} (Under Test) = -100μA V _{DD} = Open, V _{SS} = 0V All Other Pins Open	-	-2	V
Input Clamp Voltage 2, to V _{DD}	V _{IC2}	-	V_{IN} (Under Test) = 6V R = 30k Ω , V_{SS} = Open All Other Pins Open Note 5	3	-	V
Input Capacitance	C _{IN}	3012	V_{IN} (Not Under Test) = 0V $V_{DD} = V_{SS} = 0V$ f = 100 kHz to 1 MHz Note 6	-	7.5	pF
Propagation Delay Low to High, CLK to \overline{CO}	t _{PLH}	3003		-	600	ns



ISSUE 4

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Propagation Delay High to Low, CLK to CO	t _{PHL1}	3003		-	600	ns
Propagation Delay High to Low, APE to CO	t _{PHL2}	3003		-	1300	ns
Transition Time Low to High, CO	t _{тLH}	3004		-	200	ns
Transition Time High to Low, CO	t _{THL}	3004		-	200	ns
Maximum Clock Frequency	f _{CLK}	-	$V_{IN} (CLK) = Pulse$ Generator $V_{IN} (Remaining Inputs)$ = Truth Table $V_{IL} = 0V, V_{IH} = 5V,$ $V_{DD} = 5V, V_{SS} = 0V$ Notes 8, 9	1.4	-	MHz



2.3.2 High and Low Temperatures Electrical Measurements

The measurements shall be performed at T_{amb} = +125 (+0 -5) °C and T_{amb} = -55 (+5 -0) °C.

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Functional Test 1	-	3014	Verify Truth Table without Load $V_{IL} = 0V, V_{IH} = 3V$ $V_{DD} = 3V, V_{SS} = 0V$ Note 2	-	-	-
Functional Test 2	-	3014	Verify Truth Table without Load $V_{IL} = 0V, V_{IH} = 15V$ $V_{DD} = 15V, V_{SS} = 0V$ Note 2	-	-	-
Quiescent Current	I _{DD}	3005	$V_{IL} = 0V, V_{IH} = 15V$ $V_{DD} = 15V, V_{SS} = 0V$ Note 3 $T_{amb} = +125 \text{ °C}$ $T_{amb} = -55 \text{ °C}$	-	30 1	μΑ
Low Level Input Current	I _{IL}	3009	$V_{IN} \text{ (Under Test)} = 0V$ $V_{DD} = 15V, V_{SS} = 0V$ $T_{amb} = +125 \text{ °C}$ $T_{amb} = -55 \text{ °C}$	-	-100 -50	nA
High Level Input Current	I _{IH}	3010	$V_{IN} \text{ (Under Test)} = 15V$ $V_{DD} = 15V, V_{SS} = 0V$ $T_{amb} = +125 \text{ °C}$ $T_{amb} = -55 \text{ °C}$	-	100 50	nA
Low Level Output Voltage 1	V _{OL1}	3007	$V_{IL} = 0V, V_{IH} = 15V,$ $I_{OL} = 0A$ $V_{DD} = 15V, V_{SS} = 0V$	-	50	mV
Low Level Output Voltage 2 (Noise Immunity)	V _{OL2}	3007	$\begin{split} V_{IL} &= 1.5 V, \ V_{IH} = 3.5 V, \\ I_{OL} &= 0 A \\ V_{DD} &= 5 V, \ V_{SS} = 0 V \end{split}$	-	500	mV
Low Level Output Voltage 3 (Noise Immunity)	V _{OL3}	3007	$V_{IL} = 4V, V_{IH} = 11V,$ $I_{OL} = 0A$ $V_{DD} = 15V, V_{SS} = 0V$	-	1.5	~
High Level Output Voltage 1	V _{OH1}	3006	$V_{IL} = 0V, V_{IH} = 15V,$ $I_{OH} = 0A$ $V_{DD} = 15V, V_{SS} = 0V$	14.95	-	V
High Level Output Voltage 2 (Noise Immunity)	V _{OH2}	3006		4.5	-	V



ISSUE 4

Characteristics	Symbols	MIL-STD-883	Test Conditions	Limits		Units
		Test Method	Note 1	Min	Max	
High Level Output Voltage 3 (Noise Immunity)	V _{OH3}	3006	$V_{IL} = 4V, V_{IH} = 11V,$ $I_{OH} = 0A$ $V_{DD} = 15V, V_{SS} = 0V$	13.5	-	V
Low Level Output Current 1	I _{OL1}	-	$V_{IL} = 0V, V_{IH} = 5V, V_{OL} = 0.4V V_{DD} = 5V, V_{SS} = 0V V_{DD} = 5V, V_{SS} = 0V V_{Note 4} T_{amb} = +125 \ ^{\circ}C T_{amb} = -55 \ ^{\circ}C$	360 640	-	μΑ
Low Level Output Current 2	I _{OL2}	-	$V_{IL} = 0V, V_{IH} = 15V, V_{OL} = 1.5V V_{DD} = 15V, V_{SS} = 0V V_{DD} = 15V, V_{SS} = 0V V_{OT} = 15V, V_{SS} = 0V V_{OT} = 125 \ ^{\circ}C T_{amb} = +125 \ ^{\circ}C T_{amb} = -55 \ ^{\circ}C$	2.4 4.2		mA
High Level Output Current 1	I _{OH1}	-	$V_{IL} = 0V, V_{IH} = 5V,$ $V_{OH} = 4.6V$ $V_{DD} = 5V, V_{SS} = 0V$ Note 4 $T_{amb} = +125 \ ^{\circ}C$ $T_{amb} = -55 \ ^{\circ}C$	-360 -640	-	μΑ
High Level Output Current 2	I _{OH2}	-	$V_{IL} = 0V, V_{IH} = 15V, V_{OH} = 13.5V V_{DD} = 15V, V_{SS} = 0V V_{DD} = 15V, V_{SS} = 0V V_{OD} = +125 \ ^{\circ}C T_{amb} = +125 \ ^{\circ}C$	-2.4 -4.2	-	mA
Threshold Voltage N-Channel	V _{THN}	-	CLK Input at Ground All Other Inputs: $V_{IN} = 5V$ $V_{DD} = 5V, I_{SS} = -10\mu A$ $T_{amb} = +125 \ ^{\circ}C$ $T_{amb} = -55 \ ^{\circ}C$	-0.3 -0.7	-3.5 -3.5	V
Threshold Voltage P-Channel	V _{THP}	-	CLK Input at Ground All Other Inputs: $V_{IN} = -5V$ $V_{SS} = -5V$, $I_{DD} = 10\mu A$ $T_{amb} = +125$ °C $T_{amb} = -55$ °C	0.3 0.7	3.5 3.5	V

2.3.3 Notes to Electrical Measurement Tables

Unless otherwise specified all inputs and outputs shall be tested for each characteristic, inputs not under test shall be $V_{IN} = V_{SS}$ or V_{DD} and outputs not under test shall be open. Functional tests shall be performed to verify Truth Table with $V_{OH} \ge V_{DD}$ -0.5V, $V_{OL} \le 0.5$ V. The 1.


2. maximum time to output comparator strobe = 300μ s.



3.

No. 9204/036

- Quiescent Current shall be tested using the following input conditions
- (a) All inputs = V_{IH}
- (b) All inputs = V_{IL}
- 4. Interchange of forcing and measuring parameters is permitted.
- 5. Input Clamp Voltage 2 to V_{DD}, V_{IC2}, shall be tested on each input as follows:



- 6. Guaranteed but not tested.
- 7. Read and record measurements shall be performed on a sample of 32 components with 0 failures permitted.

The pulse generator shall have the following characteristics:

 $V_{GEN} = 0$ to V_{DD} ; $f_{GEN} = 500$ kHz; t_r and $t_f \le 15$ ns (10% to 90%); duty cycle = 50%; $Z_{out} = 50\Omega$. Output load capacitance $C_L = 50$ pF $\pm 5\%$ including scope probe, wiring and stray capacitance without component in the test fixture. Output load resistance $R_L = 200$ k $\Omega \pm 5\%$.

Propagation delay shall be measured referenced to the 50% input and output voltages.

Transition time shall be measured referenced to the 10% and 90% output voltage.

- 8. Read and record measurements shall be performed on a sample of 32 components with 0 failures permitted.
- 9. A pulse, having the following conditions, shall be applied to the CLK input: $V_P = 0V$ to V_{DD} . Maximum frequency of f_{CLK} requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the Limits column.

2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.



Characteristics	Symbols		Limits		
		Drift	Abso	olute	
		Value Δ	Min	Max	
Quiescent Current	I _{DD}	±0.15	-	1	μA
Low Level Output Current 1	I _{OL1}	±15% (2)	510	-	μA
High Level Output Current 1	I _{OH1}	±15% (2)	-510	-	μA
Threshold Voltage N-Channel	V _{THN}	±0.3	-0.7	-3	V
Threshold Voltage P-Channel	V _{THP}	±0.3	0.7	3	V

NOTES:

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- 2. Percentage of limit value if voltage is the measuring parameter.

2.5 INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS

Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic where specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Limits		Units
		Drift	Abso	olute	
		Value Δ	Min	Max	
Functional Test 1	-	-	-	-	-
Quiescent Current	I _{DD}	±0.15	-	1	μA
Low Level Input Current	l _{IL}	-	-	-50	nA
High Level Input Current	I _{IH}	-	-	50	nA
Low Level Output Voltage 1	V _{OL1}	-	-	50	mV
Low Level Output Voltage 2 (Noise Immunity)	V _{OL2}	-	-	500	mV
High Level Output Voltage 1	V _{OH1}	-	14.95	-	V
High Level Output Voltage 2 (Noise Immunity)	V _{OH2}	-	4.5	-	V



Characteristics	Symbols	Limits			Units
		Drift	Abso	olute	
		Value Δ	Min	Max	
Low Level Output Current 1	I _{OL1}	±15% (3)	510	-	μA
Low Level Output Current 2	I _{OL2}	±15% (3)	3.4	-	mA
High Level Output Current 1	I _{OH1}	±15% (3)	-510	-	μA
High Level Output Current 2	I _{OH2}	±15% (3)	-3.4	-	mA
Threshold Voltage N-Channel	V _{THN}	±0.3	-0.7	-3	V
Threshold Voltage P-Channel	V _{THP}	±0.3	0.7	3	V

NOTES:

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- 2. The drift values (Δ) are applicable to the Operating Life test only.
- 3. Percentage of limit value if voltage is the measuring parameter.

2.6 HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS

2.6.1 <u>N-Channel HTRB</u>

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+125 (+0 -5)	°C
Output CO	V _{OUT}	Open	V
Inputs CLK, CLR, CI, Jn, APE, SPE	V _{IN}	V _{SS}	V
Positive Supply Voltage	V _{DD}	15 (+0 -0.5)	V
Negative Supply Voltage	V_{SS}	0	V
Duration	t	72	Hours

NOTES:

1. Input Protection Resistor = $2k\Omega$ min to $47k\Omega$ max.



ISSUE 4

2.6.2 P-Channel HTRB

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T_{amb}	+125 (+0 -5)	°C
Output CO	V _{OUT}	Open	V
Inputs CLK, $\overline{\text{CLR}}$, $\overline{\text{CI}}$, Jn, $\overline{\text{APE}}$, $\overline{\text{SPE}}$	V _{IN}	V _{DD}	V
Positive Supply Voltage	V _{DD}	15 (+0 -0.5)	V
Negative Supply Voltage	V _{SS}	0	V
Duration	t	72	Hours

NOTES:

1. Input Protection Resistor = $2k\Omega$ min to $47k\Omega$ max.

2.7 POWER BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T_{amb}	+125 (+0 -5)	°C
Output CO	V _{OUT}	V _{DD} /2	V
Inputs CI, SPE	V _{IN}	V _{SS}	V
Input CLR	V _{IN}	V _{DD}	V
Inputs CLK, J0, J2, J5, J7	V _{IN}	V _{GEN1}	V
Inputs J1, J3, J4, J6, APE	V _{IN}	V _{GEN2}	V
Pulse Voltage	V_{GEN}	0V to V_{DD}	V
Pulse Frequency Square Wave	f _{gen1} f _{gen2}	50k 25k 50% Duty Cycle	Hz
Positive Supply Voltage	V _{DD}	15 (+0 -0.5)	V
Negative Supply Voltage	V _{SS}	0	V

NOTES:

1. Input Protection Resistor = Output Load = $2k\Omega$ min to $47k\Omega$ max.

2.8 OPERATING LIFE CONDITIONS

The conditions shall be as specified for Power Burn-in.



No. 9204/036

ISSUE 4

APPENDIX 'A'

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Deviations from Screening Tests - Chart F3	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
	High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Power Burn-in test is performed using STMicroelectronics Specification Ref: 0019255.
	Solderability is not applicable unless specifically stipulated in the Purchase Order.
Deviations from Qualification and Periodic Tests - Chart F4	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
	Operating Life: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Deviations from High and Low Temperatures Electrical Measurements	High and Low Temperatures Electrical Measurements may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes High and Low Temperatures Electrical Measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.
Deviations from Room Temperature Electrical Measurements	All AC characteristics (Capacitance and Timings) may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes AC characteristic measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.