

Page 1 of 26

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS PRESETTABLE DIVIDE-BY-N COUNTER WITH FULLY BUFFERED OUTPUTS

# **BASED ON TYPE 4018B**

ESCC Detail Specification No. 9204/021

Issue 4 September 2014



Document Custodian: European Space Agency – see <a href="https://escies.org">https://escies.org</a>



#### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2014. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# **DOCUMENTATION CHANGE NOTICE**

(Refer to <a href="https://escies.org">https://escies.org</a> for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
876	Specification upissued to incorporate editorial changes per DCR.

PAGE 4

No. 9204/021

ISSUE 4

# **TABLE OF CONTENTS**

1	GENERAL	5
1.1	SCOPE	5
1.2	APPLICABLE DOCUMENTS	5
1.3	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	5
1.4	THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS	5
1.4.1	The ESCC Component Number	5
1.4.2	Component Type Variants	5
1.5	MAXIMUM RATINGS	6
1.6	HANDLING PRECAUTIONS	6
1.7	PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION	6
1.7.1	Flat Package (FP) - 16 Pin	7
1.7.2	Dual-in-line Package (DIP) - 16 Pin	8
1.7.3	Chip Carrier Package (CCP) - 20 Terminal	9
1.7.4	Small Outline Ceramic Package (SO) - 16 Pin	11
1.7.5	Notes to Physical Dimensions and Terminal Identification	12
1.8	FUNCTIONAL DIAGRAM	12
1.9	PIN ASSIGNMENT	13
1.10	TRUTH TABLE AND TIMING CHART	13
1.11	INPUT PROTECTION NETWORK	15
2	REQUIREMENTS	15
2.1	GENERAL	15
2.1.1	Deviations from the Generic Specification	15
2.2	MARKING	15
2.3	ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES	15
2.3.1	Room Temperature Electrical Measurements	16
2.3.2	High and Low Temperatures Electrical Measurements	18
2.3.3	Notes to Electrical Measurement Tables	20
2.4	PARAMETER DRIFT VALUES	22
2.5	INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS	22
2.6	HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS	24
2.6.1	N-Channel HTRB	24
2.6.2	P-Channel HTRB	24
2.7	POWER BURN-IN CONDITIONS	25
2.8	OPERATING LIFE CONDITIONS	25
APPEND	DIX 'A'	26



#### 1 **GENERAL**

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

#### 1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics

#### 1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

#### 1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

#### 1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows:

Example: 920402101

Detail Specification Reference: 9204021

• Component Type Variant Number: 01 (as required)

#### 1.4.2 Component Type Variants

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Terminal Material and/or Finish	Weight max g
01	4018B	FP	G2	0.7
02	4018B	FP	G4	0.7
07	4018B	ССР	2	0.6
08	4018B	DIP	G2	2.2
09	4018B	DIP	G4	2.2
10	4018B	SO	G2	0.7
11	4018B	SO	G4	0.7

The terminal material and/or finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.



#### 1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	$V_{DD}$	-0.5 to 18	V	Note 1
Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> +0.5	V	Note 1 Power on
Input Current	I <sub>IN</sub>	±10	mA	-
Device Power Dissipation (Continuous)	P <sub>D</sub>	200	mW	-
Power Dissipation per Output	P <sub>DSO</sub>	100	mW	-
Operating Temperature Range	$T_{op}$	-55 to +125	°C	$T_{amb}$
Storage Temperature Range	$T_{stg}$	-65 to +150	°C	-
Soldering Temperature For FP, DIP and SO For CCP	T <sub>sol</sub>	+265 +245	°C	Note 2 Note 3

#### NOTES:

- 1. Device is functional for  $3V \le V_{DD} \le 15V$ .
- 2. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.
- 3. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

#### 1.6 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.


These components are categorised as Class 1 per ESCC Basic Specification No. 23800 with a minimum Critical Path Failure Voltage of 400 Volts.


#### 1.7 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION

Consolidated Notes are given following the case drawings and dimensions.



# 1.7.1 Flat Package (FP) - 16 Pin






Symbols	Dimensi	Notes	
	Min	Max	Notes
А	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.1	0.15	5
E	8.76	9.01	
F	1.27	3, 6	
G	0.38	0.48	5
Н	6	-	5
L	18.75	22	
М	0.33	0.43	
N	4.32 TY		



# 1.7.2 <u>Dual-in-line Package (DIP) - 16 Pin</u>




Symbols	Dimensions mm		Notes
Gymbols	Min	Max	Notes
А	2.1	2.71	
a1	3	3.7	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.4	0.5	5
b1	1.14	1.5	5
С	0.2	0.3	5
D	20.06	20.58	
E	7.36	7.87	
е	2.54	BSC	4, 6
e1	17.65	17.9	
e2	7.62	8.12	
F	7.29	7.7	
I	-	3.83	



Symbolo	Dimensi	Notos	
Symbols	Min	Max	Notes
К	10.9	12.1	

# 1.7.3 Chip Carrier Package (CCP) - 20 Terminal




Complete	Dimensi	Notes	
Symbols	Min	Max	Notes
А	1.14	1.95	
A1	1.63	2.36	
В	0.55	0.72	5
С	1.06	1.47	5



Symbols	Dimensi	Notes	
	Min	Max	Notes
C1	1.91	2.41	
D	8.67	9.09	
D1	7.21	7.52	
d, d1	1.27	3	
d2	7.62		
E	8.67	9.09	
E1	7.21	7.52	
e, e1	1.27	BSC	3
e2	7.62		
f, g	- 0.76		
h, h1	1.01 TY	8	
j, j1	0.51 TY	7	



# 1.7.4 <u>Small Outline Ceramic Package (SO) - 16 Pin</u>



Symbols	Dimensi	Nistra	
	Min	Max	Notes
А	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.1	0.15	5
E	8.76	9.01	
F	1.27	3, 6	
G	0.38	0.48	5
Н	0.6	0.9	5




Symbols	Dimensi	Natas	
	Min	Max	Notes
К	9 TYF		
L	10	10.65	
M	0.33	0.43	
N	4.31 TY		

#### 1.7.5 Notes to Physical Dimensions and Terminal Identification

- 1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown.
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 5. All terminals.
- 14 spaces.
- 7. Index corner only 2 dimensions.
- 8. 3 non-index corners 6 dimensions.
- 9. For all pins, either pin shape may be supplied.

#### 1.8 FUNCTIONAL DIAGRAM

Pin numbers relate to FP, DIP and SO packages only.





# 1.9 PIN ASSIGNMENT

Pin	Function		Dia	Function	
Pin	FP, DIP and SO	ССР	Pin	FP, DIP and SO	ССР
1	D Input (Data)	D Input (Data)	11	Q4 Output	J4 Input (Jam)
2	J1 Input (Jam)	J1 Input (Jam)	12	J5 Input (Jam)	PE Input (Preset Enable)
3	J2 Input (Jam)	-	13	Q5 Output	-
4	Q2 Output	J2 Input (Jam)	14	CLK Input (Clock)	Q4 Output
5	Q1 Output	Q2 Output	15	CLR Input (Clear)	J5 Input (Jam)
6	Q3 Output	Q1 Output	16	$V_{DD}$	Q5 Output
7	J3 Input (Jam)	Q3 Output	17	-	CLK Input (Clock)
8	V <sub>SS</sub>	-	18	-	-
9	J4 Input (Jam)	J3 Input (Jam)	19	-	CLR Input (Clear)
10	PE Input (Preset Enable)	$V_{SS}$	20	-	$V_{DD}$

# 1.10 TRUTH TABLE AND TIMING CHART

- 1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.
- 2.  $\uparrow$  = Transition, Low to High;  $\downarrow$  = Transition, High to Low.
- 3. An external AND gate is needed.


	INPUTS		ACTION		
PE	CLK	CLR			
L	1	L	Counter advances one count		
L	$\downarrow$	L	No change		
Н	Х	Х	Preset to Jn		
Х	Х	Н	Reset counter to zero		




DIVIDE-BY-N N	MODE SELECTION
N	D INPUT
2	Q1
3	Q1 . Q2 (Note 3)
4	Q2
5	Q2 . Q3 (Note 3)
6	Q3
7	Q3 . Q4 (Note 3)
8	Q4

9

 $\overline{\text{Q4}}$  .  $\overline{\text{Q5}}$  (Note 3)



#### 1.11 INPUT PROTECTION NETWORK



#### 2 **REQUIREMENTS**

#### 2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

#### 2.1.1 Deviations from the Generic Specification

None.

#### 2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) Terminal identification.
- (b) The ESCC qualified components symbol (for ESCC qualified components only).
- (c) The ESCC Component Number.
- (d) Traceability information.

#### 2.3 ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES

Electrical measurements shall be performed at room, high and low temperatures. Consolidated Notes are given after the tables.



# 2.3.1 Room Temperature Electrical Measurements

The measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Functional Test 1	-	3014	Verify Truth Table without Load $V_{IL} = 0V, V_{IH} = 3V$ $V_{DD} = 3V, V_{SS} = 0V$ Note 2	-	-	-
Functional Test 2	-	3014	3014 Verify Truth Table without Load $V_{IL} = 0V, V_{IH} = 15V$ $V_{DD} = 15V, V_{SS} = 0V$ Note 2		-	-
Quiescent Current	I <sub>DD</sub>	3005	$V_{IL} = 0V, V_{IH} = 15V$ $V_{DD} = 15V, V_{SS} = 0V$ Note 3	-	1	μА
Low Level Input Current	I <sub>IL</sub>	3009	$V_{IN}$ (Under Test) = 0V $V_{DD}$ = 15V, $V_{SS}$ = 0V	-	-50	nA
High Level Input Current	I <sub>IH</sub>	3010	$V_{IN}$ (Under Test) = 15V $V_{DD}$ = 15V, $V_{SS}$ = 0V		50	nA
Low Level Output Voltage 1	V <sub>OL1</sub>	3007	3007 $V_{IL} = 0V, V_{IH} = 15V,$ $I_{OL} = 0A$ $V_{DD} = 15V, V_{SS} = 0V$		50	mV
Low Level Output Voltage 2 (Noise Immunity)	V <sub>OL2</sub>	3007	$V_{IL} = 1.5V, V_{IH} = 3.5V, \\ I_{OL} = 0A \\ V_{DD} = 5V, V_{SS} = 0V$	-	500	mV
Low Level Output Voltage 3 (Noise Immunity)	V <sub>OL3</sub>	3007	$V_{IL} = 4V, V_{IH} = 11V,$ $I_{OL} = 0A$ $V_{DD} = 15V, V_{SS} = 0V$	-	1.5	V
High Level Output Voltage 1	V <sub>OH1</sub>	3006	$V_{IL} = 0V, V_{IH} = 15V,$ $I_{OH} = 0A$ $V_{DD} = 15V, V_{SS} = 0V$	14.95	-	V
High Level Output Voltage 2 (Noise Immunity)	V <sub>OH2</sub>	3006	$V_{IL} = 1.5V, V_{IH} = 3.5V, \\ I_{OH} = 0A \\ V_{DD} = 5V, V_{SS} = 0V$	4.5	-	V
High Level Output Voltage 3 (Noise Immunity)	V <sub>ОНЗ</sub>	3006	$V_{IL} = 4V, V_{IH} = 11V,$ $I_{OH} = 0A$ $V_{DD} = 15V, V_{SS} = 0V$	13.5	-	V
Low Level Output Current 1	I <sub>OL1</sub>	-	$V_{IL} = 0V, V_{IH} = 5V,$ $V_{OL} = 0.4V$ $V_{DD} = 5V, V_{SS} = 0V$ Note 4	510	-	μА



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Low Level Output Current 2	I <sub>OL2</sub>	-	$V_{IL} = 0V, V_{IH} = 15V,$ $V_{OL} = 1.5V$ $V_{DD} = 15V, V_{SS} = 0V$ Note 4	3.4	-	mA
High Level Output Current 1	I <sub>OH1</sub>	•	$V_{IL} = 0V, V_{IH} = 5V,$ $V_{OH} = 4.6V$ $V_{DD} = 5V, V_{SS} = 0V$ Note 4	-510	-	μΑ
High Level Output Current 2	I <sub>OH2</sub>	1	$V_{IL} = 0V, V_{IH} = 15V,$ $V_{OH} = 13.5V$ $V_{DD} = 15V, V_{SS} = 0V$ Note 4	-3.4	-	mA
Threshold Voltage N-Channel	V <sub>THN</sub>	-	PE Input at Ground All Other Inputs: $V_{IN} = 5V$ $V_{DD} = 5V$ , $I_{SS} = -10\mu A$	-0.7	-3	\ \
Threshold Voltage P-Channel	V <sub>THP</sub>	-	PE Input at Ground All Other Inputs: $V_{IN} = -5V$ $V_{SS} = -5V$ , $I_{DD} = 10\mu A$	0.7	3	V
Input Clamp Voltage 1, to V <sub>SS</sub>	V <sub>IC1</sub>	-	$I_{IN}$ (Under Test) = -100 $\mu$ A $V_{DD}$ = Open, $V_{SS}$ = 0V All Other Pins Open	-	-2	V
Input Clamp Voltage 2, to V <sub>DD</sub>	V <sub>IC2</sub>	-	$V_{\text{IN}}$ (Under Test) = 6V R = 30k $\Omega$ , $V_{\text{SS}}$ = Open All Other Pins Open Note 5	3	-	V
Input Capacitance	C <sub>IN</sub>	3012	$V_{IN}$ (Not Under Test) = 0V $V_{DD} = V_{SS} = 0V$ f = 100 kHz to 1 MHz Note 6	-	7.5	pF
Propagation Delay Low to High, CLK to Q4	t <sub>PLH</sub>	3003	$\begin{aligned} &V_{\text{IN}}\left(\text{Under Test}\right) = \\ &\text{Pulse Generator} \\ &V_{\text{IN}}\left(\text{Remaining Inputs}\right) \\ &= \text{Truth Table} \\ &V_{\text{IL}} = 0\text{V}, \text{V}_{\text{IH}} = 5\text{V}, \\ &V_{\text{DD}} = 5\text{V}, \text{V}_{\text{SS}} = 0\text{V} \\ &\text{Note 7} \end{aligned}$	-	350	ns



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Propagation Delay High to Low, CLK to Q4	t <sub>PHL</sub>	3003	$\begin{aligned} &V_{\text{IN}} \left( \text{Under Test} \right) = \\ &\text{Pulse Generator} \\ &V_{\text{IN}} \left( \text{Remaining Inputs} \right) \\ &= \text{Truth Table} \\ &V_{\text{IL}} = 0\text{V}, \text{V}_{\text{IH}} = 5\text{V}, \\ &V_{\text{DD}} = 5\text{V}, \text{V}_{\text{SS}} = 0\text{V} \\ &\text{Note 7} \end{aligned}$	•	350	ns
Transition Time Low to High, Q4	t <sub>TLH</sub>	3004	$\begin{aligned} &V_{\text{IN}} \left( \text{Under Test} \right) = \\ &\text{Pulse Generator} \\ &V_{\text{IN}} \left( \text{Remaining Inputs} \right) \\ &= \text{Truth Table} \\ &V_{\text{IL}} = 0\text{V}, \text{V}_{\text{IH}} = 5\text{V}, \\ &V_{\text{DD}} = 5\text{V}, \text{V}_{\text{SS}} = 0\text{V} \\ &\text{Note 7} \end{aligned}$	-	150	ns
Transition Time High to Low, Q4	t <sub>THL</sub>	3004	$\begin{aligned} &V_{\text{IN}} \left( \text{Under Test} \right) = \\ &\text{Pulse Generator} \\ &V_{\text{IN}} \left( \text{Remaining Inputs} \right) \\ &= \text{Truth Table} \\ &V_{\text{IL}} = 0\text{V}, \text{V}_{\text{IH}} = 5\text{V}, \\ &V_{\text{DD}} = 5\text{V}, \text{V}_{\text{SS}} = 0\text{V} \\ &\text{Note 7} \end{aligned}$	-	150	ns
Maximum Clock Frequency	f <sub>CLK</sub>	-	$V_{IN}$ (CLK) = Pulse Generator $V_{IN}$ (Remaining Inputs) = Truth Table $V_{IL}$ = 0V, $V_{IH}$ = 5V, $V_{DD}$ = 5V, $V_{SS}$ = 0V Notes 8, 9	3	-	MHz

# 2.3.2 <u>High and Low Temperatures Electrical Measurements</u>

The measurements shall be performed at  $T_{amb} = +125 (+0.5)$  °C and  $T_{amb} = -55 (+5.0)$  °C.

Characteristics			Lin	nits	Units	
		Test Method	Note 1	Min	Max	
Functional Test 1	-	3014	Verify Truth Table without Load $V_{IL} = 0V, V_{IH} = 3V$ $V_{DD} = 3V, V_{SS} = 0V$ Note 2	-	-	-
Functional Test 2	-	3014	Verify Truth Table without Load $V_{IL} = 0V, V_{IH} = 15V$ $V_{DD} = 15V, V_{SS} = 0V$ Note 2	-	-	-



Characteristics Symbols MIL-STD-883 **Test Conditions** Limits Units Test Method Note 1 Min Max **Quiescent Current** 3005  $V_{IL} = 0V, V_{IH} = 15V$ μΑ  $I_{DD}$  $V_{DD} = 15V, V_{SS} = 0V$ Note 3  $T_{amb} = +125$  °C 30  $T_{amb} = -55$   $^{\circ}C$ 1 3009  $V_{IN}$  (Under Test) = 0VnΑ Low Level Input  $I_{IL}$  $V_{DD} = 15V, V_{SS} = 0V$ Current  $T_{amb} = +125$  °C -100  $T_{amb} = -55$  °C -50 High Level Input  $I_{IH}$ 3010 V<sub>IN</sub> (Under Test) = 15V nΑ  $V_{DD} = 15V, V_{SS} = 0V$ Current  $T_{amb} = +125$  °C 100  $T_{amb} = -55$  °C 50 Low Level Output  $V_{OL1}$ 3007  $V_{IL} = 0V, V_{IH} = 15V,$ 50 mV Voltage 1  $I_{OL} = 0A$  $V_{DD} = 15V, V_{SS} = 0V$  $V_{II} = 1.5V, V_{IH} = 3.5V,$ Low Level Output 3007 500  $\mathsf{mV}$  $V_{OL2}$ Voltage 2 (Noise  $I_{OI} = 0A$ Immunity)  $V_{DD} = 5V, V_{SS} = 0V$  $V_{IL} = 4V, V_{IH} = 11V,$ ٧ Low Level Output 1.5  $V_{OL3}$ 3007 Voltage 3 (Noise  $I_{OI} = 0A$ Immunity)  $V_{DD} = 15V, V_{SS} = 0V$ High Level Output  $V_{IL} = 0V, V_{IH} = 15V,$ 3006 14.95 V  $V_{OH1}$ Voltage 1  $I_{OH} = 0A$  $V_{DD} = 15V, V_{SS} = 0V$  $V_{IL} = 1.5V, V_{IH} = 3.5V,$ High Level Output 3006 4.5 V  $V_{\text{OH2}}$ Voltage 2 (Noise  $I_{OH} = 0A$ Immunity)  $V_{DD} = 5V$ ,  $V_{SS} = 0V$ High Level Output  $V_{IL} = 4V, V_{IH} = 11V,$ ٧  $V_{\text{OH3}}$ 3006 13.5 Voltage 3 (Noise  $I_{OH} = 0A$ Immunity)  $V_{DD} = 15V, V_{SS} = 0V$ Low Level Output  $V_{IL} = 0V, V_{IH} = 5V,$ μΑ  $I_{OL1}$ Current 1  $V_{OL} = 0.4V$  $V_{DD} = 5V$ ,  $V_{SS} = 0V$ Note 4  $T_{amb} = +125$  °C 360  $T_{amb} = -55$   $^{\circ}C$ 640  $V_{IL} = 0V, V_{IH} = 15V,$ mΑ Low Level Output  $I_{OL2}$ Current 2  $V_{OL} = 1.5V$  $V_{DD} = 15V, V_{SS} = 0V$ Note 4  $T_{amb} = +125$  °C 2.4  $T_{amb} = -55$  °C 4.2



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	nod Note 1		Max	
High Level Output Current 1	I <sub>OH1</sub>		$V_{IL} = 0V, V_{IH} = 5V,$ $V_{OH} = 4.6V$ $V_{DD} = 5V, V_{SS} = 0V$ Note 4 $T_{amb} = +125$ °C $T_{amb} = -55$ °C	-360 -640	- -	μА
High Level Output Current 2	I <sub>OH2</sub>	-	$V_{IL} = 0V, V_{IH} = 15V,$ $V_{OH} = 13.5V$ $V_{DD} = 15V, V_{SS} = 0V$ Note 4 $T_{amb} = +125$ °C $T_{amb} = -55$ °C	-2.4 -4.2	- -	mA
Threshold Voltage N-Channel	V <sub>THN</sub>	-	PE Input at Ground All Other Inputs: $V_{IN} = 5V$ $V_{DD} = 5V$ , $I_{SS} = -10\mu A$ $T_{amb} = +125$ °C $T_{amb} = -55$ °C	-0.3 -0.7	-3.5 -3.5	V
Threshold Voltage P-Channel	V <sub>THP</sub>	-	PE Input at Ground All Other Inputs: $V_{IN} = -5V$ $V_{SS} = -5V$ , $I_{DD} = 10\mu A$ $T_{amb} = +125$ °C $T_{amb} = -55$ °C	0.3 0.7	3.5 3.5	V

#### 2.3.3 Notes to Electrical Measurement Tables

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic, inputs not under test shall be  $V_{IN} = V_{SS}$  or  $V_{DD}$  and outputs not under test shall be open.
- 2. Functional tests shall be performed to verify Truth Table with  $V_{OH} \ge V_{DD}$ -0.5V,  $V_{OL} \le 0.5$ V. The maximum time to output comparator strobe = 300 $\mu$ s.
- 3. Quiescent Current shall be tested using the following input conditions where 1 =  $V_{IH}$  and 0 =  $V_{IL}$ .


Transitions between the CLK states for  $I_{DD}$  Test Nos. 5 to 10 must be gradual over a period of 10ms for each transition, in order to test the hysteresis of the clock buffer.

I <sub>DD</sub> Test		Input Conditions							
No.	D	J1	J2	J3	J4	J5	CLK	CLR	PE
1	0	1	1	1	1	1	0	1	1
2	0	1	0	1	0	1	0	0	1
3	1	0	1	0	1	0	1	0	1
4	1	0	1	0	1	0	1	0	0



I <sub>DD</sub> Test	Input Conditions								
No.	D	J1	J2	J3	J4	J5	CLK	CLR	PE
5	1	0	0	0	0	0	0	0	0
6	1	0	0	0	0	0	1	0	0
7	0	0	0	0	0	0	0	0	0
8	0	0	0	0	0	0	1	0	0
9	1	1	1	1	1	1	0	0	0
10	1	1	1	1	1	1	1	0	0

- 4. Interchange of forcing and measuring parameters is permitted.
- 5. Input Clamp Voltage 2 to  $V_{DD}$ ,  $V_{IC2}$ , shall be tested on each input as follows:



- Guaranteed but not tested.
- Read and record measurements shall be performed on a sample of 32 components with 0 failures permitted.

The pulse generator shall have the following characteristics:

 $V_{GEN}=0$  to  $V_{DD}$ ;  $f_{GEN}=500kHz$ ;  $t_r$  and  $t_f \le 15ns$  (10% to 90%); duty cycle = 50%;  $Z_{out}=50\Omega$ . Output load capacitance  $C_L=50pF$   $\pm 5\%$  including scope probe, wiring and stray capacitance without component in the test fixture. Output load resistance  $R_L=200k\Omega$   $\pm 5\%$ .

Propagation delay shall be measured referenced to the 50% input and output voltages.

Transition time shall be measured referenced to the 10% and 90% output voltage.

- 8. Read and record measurements shall be performed on a sample of 32 components with 0 failures permitted.
- 9. A pulse, having the following conditions, shall be applied to the CLK input:  $V_P = 0V$  to  $V_{DD}$ . Maximum frequency of  $f_{CLK}$  requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the Limits column.



#### 2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Limits	Limits		
		Drift	Abso	Absolute		
		Value Δ	Min	Max		
Quiescent Current	I <sub>DD</sub>	±0.15	ı	1	μΑ	
Low Level Output Current 1	I <sub>OL1</sub>	±15% (2)	510	-	μΑ	
High Level Output Current 1	I <sub>OH1</sub>	±15% (2)	-510	-	μΑ	
Threshold Voltage N-Channel	$V_{THN}$	±0.3	-0.7	-3	V	
Threshold Voltage P-Channel	$V_{THP}$	±0.3	0.7	3	V	

#### NOTES:

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- 2. Percentage of limit value if voltage is the measuring parameter.

#### 2.5 <u>INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS</u>

Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic where specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Limits	Units	
		Drift	Abso	Absolute	
		Value Δ	Min	Max	
Functional Test 1	1	-	1	-	1
Quiescent Current	I <sub>DD</sub>	±0.15	ı	1	μΑ
Low Level Input Current	I <sub>IL</sub>	-	1	-50	nA
High Level Input Current	I <sub>IH</sub>	-	-	50	nA



Characteristics Symbols Limits Units Drift Absolute Value Min Max  $\Delta$ Low Level Output Voltage 1  $V_{OL1}$ 50 m۷ Low Level Output Voltage 2  $V_{\text{OL2}}$ 500 m۷ (Noise Immunity) High Level Output Voltage 1  $V_{OH1}$ 14.95 High Level Output Voltage 2  $V_{OH2}$ 4.5 (Noise Immunity) Low Level Output Current 1 ±15% (3) 510 μΑ  $I_{OL1}$ 3.4 Low Level Output Current 2 ±15% (3) mΑ  $I_{OL2}$ μΑ High Level Output Current 1 ±15% (3) -510  $I_{OH1}$ High Level Output Current 2 ±15% (3) -3.4 mΑ  $I_{OH2}$ ٧ Threshold Voltage N-Channel  $V_{THN}$ -0.7 -3 ±0.3

#### NOTES:

Threshold Voltage P-Channel

1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.

±0.3

0.7

3

٧

 $V_{\mathsf{THP}}$ 

- 2. The drift values ( $\Delta$ ) are applicable to the Operating Life test only.
- 3. Percentage of limit value if voltage is the measuring parameter.

# 2.6 <u>HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS</u>

#### 2.6.1 N-Channel HTRB

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+125 (+0 -5)	°C
Outputs Qn	V <sub>OUT</sub>	Open	V
Inputs D, J2, J4, PE, CLK	V <sub>IN</sub>	$V_{SS}$	V
Inputs J1, J3, J5, CLR	V <sub>IN</sub>	$V_{DD}$	V
Positive Supply Voltage	$V_{DD}$	15 (+0 -0.5)	V
Negative Supply Voltage	V <sub>SS</sub>	0	V
Duration	t	72	Hours

#### NOTES:

# 2.6.2 P-Channel HTRB

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+125 (+0 -5)	°C
Outputs Qn	V <sub>OUT</sub>	Open	V
Inputs D, J2, J4, PE, CLK	$V_{IN}$	$V_{DD}$	V
Inputs J1, J3, J5, CLR	$V_{IN}$	$V_{SS}$	V
Positive Supply Voltage	$V_{DD}$	15 (+0 -0.5)	V
Negative Supply Voltage	V <sub>SS</sub>	0	V
Duration	t	72	Hours

# **NOTES:**

1. Input Protection Resistor =  $2k\Omega$  min to  $47k\Omega$  max.

<sup>1.</sup> Input Protection Resistor =  $2k\Omega$  min to  $47k\Omega$  max.



# 2.7 POWER BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+125 (+0 -5)	°C
Outputs Qn	V <sub>OUT</sub>	V <sub>DD</sub> /2	V
Inputs J1, J4, CLR	V <sub>IN</sub>	$V_{SS}$	V
Inputs D, J2, J5	V <sub>IN</sub>	$V_{DD}$	V
Inputs J3, CLK	V <sub>IN</sub>	$V_{GEN1}$	V
Input PE	V <sub>IN</sub>	$V_{GEN2}$	V
Pulse Voltage	$V_{GEN}$	0V to V <sub>DD</sub>	V
Pulse Frequency Square Wave	f <sub>GEN1</sub> f <sub>GEN2</sub>	50k 25k 50% Duty Cycle	Hz
Positive Supply Voltage	$V_{DD}$	15 (+0 -0.5)	V
Negative Supply Voltage	V <sub>SS</sub>	0	V

# **NOTES:**

1. Input Protection Resistor = Output Load =  $2k\Omega$  min to  $47k\Omega$  max.

# 2.8 OPERATING LIFE CONDITIONS

The conditions shall be as specified for Power Burn-in.



# APPENDIX 'A' AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Deviations from Screening Tests - Chart F3	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
	High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Power Burn-in test is performed using STMicroelectronics Specification Ref: 0019255.
	Solderability is not applicable unless specifically stipulated in the Purchase Order.
Deviations from Qualification and Periodic Tests - Chart F4	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
	Operating Life: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Deviations from High and Low Temperatures Electrical Measurements	High and Low Temperatures Electrical Measurements may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes High and Low Temperatures Electrical Measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.
Deviations from Room Temperature Electrical Measurements	All AC characteristics (Capacitance and Timings) may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes AC characteristic measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.