

Page 1 of 27

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS SYNCHRONOUS 4-BIT UP/DOWN DUAL CLOCK BINARY COUNTER WITH CLEAR AND FULLY BUFFERED OUTPUTS

BASED ON TYPE 54HC193

ESCC Detail Specification No. 9204/065

Issue 4 February 2015



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2015. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



DOCUMENTATION CHANGE NOTICE

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
911	Specification upissued to incorporate editorial changes per DCR.

PAGE 4

ISSUE 4

No. 9204/065

TABLE OF CONTENTS

1	GENERAL	6
1.1	SCOPE	6
1.2	APPLICABLE DOCUMENTS	6
1.3	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	6
1.4	THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS	6
1.4.1	The ESCC Component Number	6
1.4.2	Component Type Variants	6
1.5	MAXIMUM RATINGS	7
1.6	HANDLING PRECAUTIONS	7
1.7	PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION	8
1.7.1	Flat Package (FP) - 16 Pin	8
1.7.2	Dual-in-line Package (DIP) - 16 Pin	9
1.7.3	Chip Carrier Package (CCP) - 20 Terminal	10
1.7.4	Small Outline Ceramic Package (SO) - 16 Pin	12
1.7.5	Notes to Physical Dimensions and Terminal Identification	13
1.8	FUNCTIONAL DIAGRAM	13
1.9	PIN ASSIGNMENT	14
1.10	TRUTH TABLE AND TIMING CHART	14
1.11	INPUT PROTECTION NETWORK	15
2	REQUIREMENTS	16
2.1	GENERAL	16
2.1.1	Deviations from the Generic Specification	16
2.2	MARKING	16
2.3	ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES	16
2.3.1	Room Temperature Electrical Measurements	16
2.3.2	High and Low Temperatures Electrical Measurements	20
2.3.3	Notes to Electrical Measurement Tables	22
2.4	PARAMETER DRIFT VALUES	23
2.5	INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS	23
2.6	HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS	24
2.6.1	N-Channel HTRB	24
2.6.2	P-Channel HTRB	25
2.7	POWER BURN-IN CONDITIONS	25
2.8	OPERATING LIFE CONDITIONS	25
2.9	TOTAL DOSE RADIATION TESTING	26



ESCC Detail Specification	

ISSUE 4

PAGE 5

2.9.1	Bias Conditions and Total Dose Level for Total Dose Radiation Testing	26
2.9.2	Electrical Measurements for Total Dose Radiation Testing	26
APPENDIX	'A'	27



1 **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics

1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows:

Example: 920406501F

Detail Specification Reference: 9204065

Component Type Variant Number: 01 (as required)
 Total Dose Radiation Level Letter: F (as required)

1.4.2 <u>Component Type Variants</u>

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Terminal Material and/or Finish	Weight max g	Total Dose Radiation Level Letter
01	54HC193	FP	G2	0.7	F [50kRAD(Si)]
02	54HC193	FP	G4	0.7	F [50kRAD(Si)]
05	54HC193	CCP	2	0.6	F [50kRAD(Si)]
10	54HC193	DIP	G2	2.2	F [50kRAD(Si)]
11	54HC193	DIP	G4	2.2	F [50kRAD(Si)]
12	54HC193	SO	G2	0.7	F [50kRAD(Si)]
13	54HC193	SO	G4	0.7	F [50kRAD(Si)]

The terminal material and/or finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.



The total dose radiation level letter shall be as defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.

1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	V_{DD}	-0.5 to 7	V	Note 1
Input Voltage	V_{IN}	-0.5 to V _{DD} +0.5	V	Notes 1, 2
Output Voltage	V _{OUT}	-0.5 to V _{DD} +0.5	V	Notes 1, 3
Device Power Dissipation (Continuous)	P _D	300	mW	Note 4
Supply Current	I _{DDop}	50	mA	
Operating Temperature Range	T_{op}	-55 to +125	°C	T_{amb}
Storage Temperature Range	T_{stg}	-65 to +150	°C	
Soldering Temperature For FP, DIP and SO For CCP	T_{sol}	+265 +245	°C	Note 5 Note 6

NOTES:

- 1. Device is functional for $2V \le V_{DD} \le 6V$.
- 2. Input current limited to $I_{IC} = \pm 20$ mA.
- 3. Output current limited to $I_{OUT} = \pm 25 \text{mA}$.
- 4. The maximum device dissipation is determined by I_{DDop} max (50mA) x 6V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

1.6 HANDLING PRECAUTIONS


These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.


These components are categorised as Class 2 per ESCC Basic Specification No. 23800 with a minimum Critical Path Failure Voltage of 2500 Volts.



1.7 <u>PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION</u> Consolidated Notes are given following the case drawings and dimensions.

1.7.1 Flat Package (FP) - 16 Pin






C. makala	Dimensions mm		Notes
Symbols	Min	Max	Notes
А	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.1	0.15	5
E	8.76	9.01	
F	1.27	BSC	3, 6
G	0.38	0.48	5
Н	6	-	5
L	18.75	22	
М	0.33	0.43	
N	4.32 TYPICAL		



1.7.2 <u>Dual-in-line Package (DIP) - 16 Pin</u>




C. makala	Dimensions mm		Notos
Symbols	Min	Max	Notes
А	2.1	2.71	
a1	3	3.7	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.4	0.5	5
b1	1.14	1.5	5
С	0.2	0.3	5
D	20.06	20.58	
E	7.36	7.87	
е	2.54 BSC		4, 6
e1	17.65	17.9	
e2	7.62	8.12	
F	7.29	7.7	
I	-	3.83	



No. 9	9204/065
-------	----------

Cymbala	Dimensi	ions mm	Notos
Symbols	Min	Max	Notes
К	10.9	12.1	

1.7.3 Chip Carrier Package (CCP) - 20 Terminal




Ci was la a la	Dimensions mm		Notes
Symbols	Min	Max	Notes
Α	1.14	1.95	
A1	1.63	2.36	
В	0.55	0.72	5
С	1.06	1.47	5
C1	1.91	2.41	



Comple alla	Dimensions mm		Notes
Symbols	Min	Max	Notes
D	8.67	9.09	
D1	7.21	7.52	
d, d1	1.27	BSC	3
d2	7.62 BSC		
E	8.67	9.09	
E1	7.21	7.52	
e, e1	1.27 BSC		3
e2	7.62 BSC		
f, g	-	0.76	
h, h1	1.01 TYPICAL		8
j, j1	0.51 TYPICAL		7



1.7.4 <u>Small Outline Ceramic Package (SO) - 16 Pin</u>



Symbols	Dimensi	ons mm	Notes
Symbols	Min	Max	ivoles
А	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.1	0.15	5
E	8.76	9.01	
F	1.27	BSC	3, 6
G	0.38	0.48	5
Н	0.6	0.9	5




Symbols	Dimensi	Dimensions mm			
	Min	Max	Notes		
К	9 TYF				
L	10	10.65			
М	0.33 0.43				
N	4.31 TY				

1.7.5 <u>Notes to Physical Dimensions and Terminal Identification</u>

- 1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown.
- 2. The dimension shall be measured from the seating plane to the base plane.
- The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 5. All terminals.
- 6. 14 spaces.
- 7. Index corner only 2 dimensions.
- 8. 3 non-index corners 6 dimensions.
- 9. For all pins, either pin shape may be supplied.

1.8 FUNCTIONAL DIAGRAM

Pin numbers relate to FP, DIP and SO packages only.





1.9 PIN ASSIGNMENT

Dia	Func	tion	Die	Func	etion
Pin	FP, DIP and SO	ССР	Pin	FP, DIP and SO	ССР
1	B Data Input	-	11	LOAD Input	-
2	QB Output	B Data Input	12	CO Output (Carry)	D Data Input
3	QA Output	QB Output	13	BO Output (Borrow)	C Data Input
4	DOWN Input (Count Down Clock)	QA Output	14	CLR Input (Clear)	LOAD Input
5	UP Input (Count Up Clock)	DOWN Input (Count Down Clock)	15	A Data Input	CO Output (Carry)
6	QC Output	-	16	V_{DD}	-
7	QD Output	UP Input (Count Up Clock)	17	-	BO Output (Borrow)
8	V _{ss}	QC Output	18	-	CLR Input (Clear)
9	D Data Input	QD Output	19	-	A Data Input
10	C Data Input	V_{SS}	20	-	V_{DD}


1.10 TRUTH TABLE AND TIMING CHART

- 1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.
- 2. \uparrow = Transition, Low to High. \downarrow = Transition, High to Low.

	INP	UTS	FUNCTION	
UP	DOWN	LOAD	CLR	FUNCTION
↑	Н	Η	L	COUNT UP
\downarrow	Н	Η	L	NO COUNT
Н	1	Η	L	COUNT DOWN
Н	\downarrow	Η	L	NO COUNT
Х	X	L	L	PRESET
Х	X	Χ	Н	RESET



TIMING CHART



NOTES:

- 1. Clear overrides load, data, and count inputs.
- 2. When counting up, count-down input must be high; when counting down, count-up input must be high.

1.11 <u>INPUT PROTECTION NETWORK</u>

INPUT PROTECTION OUTPUT PROTECTION OUTPUT PROTECTION OUTPUT PROTECTION OUTPUT PROTECTION OUTPUT PROTECTION

2 REQUIREMENTS

2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

2.1.1 Deviations from the Generic Specification

None.

2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) Terminal identification.
- (b) The ESCC qualified components symbol (for ESCC qualified components only).
- (c) The ESCC Component Number.
- (d) Traceability information.

2.3 ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES

Electrical measurements shall be performed at room, high and low temperatures. Consolidated Notes are given after the tables.

2.3.1 Room Temperature Electrical Measurements

The measurements shall be performed at T_{amb} = +22 ±3 °C.

Characteristics	Symbols			Lin	nits	Units
		Test Method	Note 1	Min	Max	
Functional Test 1	-	3014	$\begin{tabular}{ll} Verify Truth Table\\ without Load\\ V_{IL} = 0.3V, V_{IH} = 1.5V\\ V_{DD} = 2V, V_{SS} = 0V\\ t_r < 1\mu s, Note 2\\ \end{tabular}$	-	-	-
Functional Test 2	-	3014	$\begin{aligned} & \text{Verify Truth Table} \\ & \text{without Load} \\ & V_{\text{IL}} = 0.9 \text{V}, V_{\text{IH}} = 3.15 \text{V} \\ & V_{\text{DD}} = 4.5 \text{V}, V_{\text{SS}} = 0 \text{V} \\ & t_{\text{r}} = t_{\text{f}} < 500 \text{ns}, \text{Note 2} \end{aligned}$	-	-	-



Characteristics			Lin	nits	Units	
		Test Method	Note 1	Min	Max	
Functional Test 3	-	3014	$\begin{aligned} & \text{Verify Truth Table} \\ & \text{without Load} \\ & \text{V}_{\text{IL}} = 1.2\text{V}, \text{V}_{\text{IH}} = 4.2\text{V} \\ & \text{V}_{\text{DD}} = 6\text{V}, \text{V}_{\text{SS}} = 0\text{V} \\ & \text{t}_{\text{r}} = \text{t}_{\text{f}} < 400\text{ns}, \text{Note 2} \end{aligned}$	-	-	-
Quiescent Current	I _{DD}	3005	$V_{IL} = 0V, V_{IH} = 6V$ $V_{DD} = 6V, V_{SS} = 0V$ All Outputs Open Note 3	-	400	nA
Low Level Input Current	I _{IL}	3009	V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 6V V_{DD} = 6V, V_{SS} = 0V	-	-50	nA
High Level Input Current	I _{IH}	3010	V_{IN} (Under Test) = 6V V_{IN} (Remaining Inputs) = 0V V_{DD} = 6V, V_{SS} = 0V	-	50	nA
Low Level Output Voltage 1	V _{OL1}	3007	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OL} = 20\mu A$ $V_{DD} = 2V, V_{SS} = 0V$	-	100	mV
Low Level Output Voltage 2	V _{OL2}	3007	$\begin{aligned} &V_{IL} = 0.9V, \ V_{IH} = 3.15V \\ &I_{OL} = 20\mu A \\ &V_{DD} = 4.5V, \ V_{SS} = 0V \end{aligned}$	-	100	mV
Low Level Output Voltage 3	V _{OL3}	3007	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6V, V_{SS} = 0V$	1	100	mV
Low Level Output Voltage 4	V _{OL4}	3007	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 4mA$ $V_{DD} = 4.5V, V_{SS} = 0V$	1	260	mV
Low Level Output Voltage 5	V _{OL5}	3007	$V_{IL} = 1.2V, I_{IH} = 4.2V$ $I_{OL} = 5.2mA$ $V_{DD} = 6V, V_{SS} = 0V$	-	260	mV
High Level Output Voltage 1	V _{OH1}	3006	$\begin{aligned} &V_{IL} = 0.3 V, \ V_{IH} = 1.5 V, \\ &I_{OH} = -20 \mu A \\ &V_{DD} = 2 V, \ V_{SS} = 0 V \end{aligned}$	1.9	-	V
High Level Output Voltage 2	V _{OH2}	3006	$\begin{aligned} &V_{IL} = 0.9 \text{V}, \ V_{IH} = 3.15 \text{V}, \\ &I_{OH} = -20 \mu \text{A} \\ &V_{DD} = 4.5 \text{V}, \ V_{SS} = 0 \text{V} \end{aligned}$	4.4	-	V
High Level Output Voltage 3	V _{ОНЗ}	3006	$V_{IL} = 1.2V, V_{IH} = 4.2V,$ $I_{OH} = -20\mu A$ $V_{DD} = 6V, V_{SS} = 0V$	5.9	-	V
High Level Output Voltage 4	V _{OH4}	3006	$V_{IL} = 0.9V, V_{IH} = 3.15V, \ I_{OH} = -4mA \ V_{DD} = 4.5V, V_{SS} = 0V$	3.98	-	V
High Level Output Voltage 5	V _{OH5}	3006	$V_{IL} = 1.2V, V_{IH} = 4.2V,$ $I_{OH} = -5.2mA$ $V_{DD} = 6V, V_{SS} = 0V$	5.48	-	V



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Threshold Voltage N-Channel	V _{THN}	-	CLR Input at Ground All Other Inputs: $V_{IN} = 5V$ $V_{DD} = 5V$, $I_{SS} = -10\mu A$	-0.45	-1.45	V
Threshold Voltage P-Channel	V _{THP}	-	CLR Input at Ground All Other Inputs: $V_{IN} = -5V$ $V_{SS} = -5V$, $I_{DD} = 10\mu A$	0.45	1.35	V
Input Clamp Voltage 1, to V _{ss}	V _{IC1}	-	$\begin{split} &I_{IN} \text{ (Under Test)} = \\ &-100 \mu \text{A} \\ &V_{DD} = \text{Open, } V_{SS} = 0 \text{V} \\ &\text{All Other Pins Open} \end{split}$	-400	-900	mV
Input Clamp Voltage 2, to V _{DD}	V _{IC2}	-	I_{IN} (Under Test) = 100 μ A V_{DD} = 0V, V_{SS} = Open All Other Pins Open	400	900	mV
Input Capacitance	C _{IN}	3012	V_{IN} (Not Under Test) = 0V $V_{DD} = V_{SS} = 0V$ f = 100kHz to 1MHz Note 4	-	10	pF
Propagation Delay Low to High, UP to QD	t _{PLH1}	3003	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Truth Table V_{IL} = 0V, V_{IH} = 4.5V V_{DD} = 4.5V, V_{SS} = 0V Note 5	-	50	ns
Propagation Delay High to Low, UP to QD	t _{PHL1}	3003	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Truth Table V_{IL} = 0V, V_{IH} = 4.5V V_{DD} = 4.5V, V_{SS} = 0V Note 5	1	50	ns
Propagation Delay Low to High, DOWN to QD	t _{PLH2}	3003	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Truth Table $V_{IL} = 0V$, $V_{IH} = 4.5V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ Note 5	-	50	ns
Propagation Delay High to Low, DOWN to QD	t _{PHL2}	3003	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Truth Table V_{IL} = 0V, V_{IH} = 4.5V V_{DD} = 4.5V, V_{SS} = 0V Note 5	-	50	ns



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Propagation Delay Low to High, UP to CO	t _{PLH3}	3003	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Truth Table $V_{IL} = 0V$, $V_{IH} = 4.5V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ Note 5	-	33	ns
Propagation Delay High to Low, UP to CO	t _{PHL3}	3003	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Truth Table V_{IL} = 0V, V_{IH} = 4.5V V_{DD} = 4.5V, V_{SS} = 0V Note 5	-	33	ns
Propagation Delay Low to High, DOWN to BO	t _{PLH4}	3003	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Truth Table V_{IL} = 0V, V_{IH} = 4.5V V_{DD} = 4.5V, V_{SS} = 0V Note 5	-	33	ns
Propagation Delay High to Low, DOWN to BO	t _{PHL4}	3003	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Truth Table $V_{IL} = 0V$, $V_{IH} = 4.5V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ Note 5	-	33	ns
Propagation Delay Low to High, LOAD to QD	t _{PLH5}	3003	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Truth Table $V_{IL} = 0V$, $V_{IH} = 4.5V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ Note 5	-	52	ns
Propagation Delay High to Low, LOAD to QD	t _{PHL5}	3003	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Truth Table V_{IL} = 0V, V_{IH} = 4.5V V_{DD} = 4.5V, V_{SS} = 0V Note 5	-	52	ns
Propagation Delay High to Low, CLR to QD	t _{PHL6}	3003	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Truth Table V_{IL} = 0V, V_{IH} = 4.5V V_{DD} = 4.5V, V_{SS} = 0V Note 5	<u>-</u>	49	ns



Characteristics	Symbols	MIL-STD-883	Test Conditions	Limits		Units
		Test Method	Note 1	Min	Max	
Transition Time Low to High, QD	t _{TLH}	3004	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Truth Table $V_{IL} = 0V, V_{IH} = 4.5V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 5	-	15	ns
Transition Time High to Low, QD	t _{THL}	3004	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Truth Table $V_{IL} = 0V$, $V_{IH} = 4.5V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ Note 5	-	15	ns
Maximum Clock Frequency	f _{CLK}	-	UP and DOWN = Pulse Generator $V_{IL} = 0V, V_{IH} = 4.5V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Notes 6, 7	27	-	MHz

2.3.2

<u>High and Low Temperatures Electrical Measurements</u> The measurements shall be performed at T_{amb} = +125 (+0 -5) °C and T_{amb} = -55 (+5 -0) °C.

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	Limits	
		Test Method	Note 1	Min	Max	
Functional Test 1	-	3014	Verify Truth Table without Load $V_{IL} = 0.3V$, $V_{IH} = 1.5V$ $V_{DD} = 2V$, $V_{SS} = 0V$ $t_r < 1\mu s$, Note 2	1	-	-
Functional Test 2	-	3014	Verify Truth Table without Load $V_{IL} = 0.9V$, $V_{IH} = 3.15V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ $t_r = t_f < 500$ ns, Note 2	-	-	-
Functional Test 3	-	3014	Verify Truth Table without Load $V_{IL} = 1.2V$, $V_{IH} = 4.2V$ $V_{DD} = 6V$, $V_{SS} = 0V$ $t_r = t_f < 400$ ns, Note 2	-	-	-
Quiescent Current	I _{DD}	3005	$V_{IL} = 0V, V_{IH} = 6V$ $V_{DD} = 6V, V_{SS} = 0V$ All Outputs Open Note 3	-	8	μА



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lir	nits	Units
		Test Method	Note 1	Min	Max	
Low Level Input Current	I _{IL}	3009	V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 6V V_{DD} = 6V, V_{SS} = 0V	-	-1	μА
High Level Input Current	I _{IH}	3010	V_{IN} (Under Test) = 6V V_{IN} (Remaining Inputs) = 0V V_{DD} = 6V, V_{SS} = 0V	-	1	μА
Low Level Output Voltage 1	V _{OL1}	3007	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OL} = 20\mu A$ $V_{DD} = 2V, V_{SS} = 0V$	-	100	mV
Low Level Output Voltage 2	V _{OL2}	3007	$\begin{aligned} &V_{IL} = 0.9V, \ V_{IH} = 3.15V \\ &I_{OL} = 20\mu A \\ &V_{DD} = 4.5V, \ V_{SS} = 0V \end{aligned}$	-	100	mV
Low Level Output Voltage 3	V _{OL3}	3007	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6V, V_{SS} = 0V$	-	100	mV
Low Level Output Voltage 4	V _{OL4}	3007	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 4mA$ $V_{DD} = 4.5V, V_{SS} = 0V$	-	400	mV
Low Level Output Voltage 5	V _{OL5}	3007	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 5.2mA$ $V_{DD} = 6V, V_{SS} = 0V$	-	400	mV
High Level Output Voltage 1	V _{OH1}	3006	$V_{IL} = 0.3V, V_{IH} = 1.5V,$ $I_{OH} = -20\mu A$ $V_{DD} = 2V, V_{SS} = 0V$	1.9	-	V
High Level Output Voltage 2	V _{OH2}	3006	$\begin{aligned} &V_{IL} = 0.9 V, \ V_{IH} = 3.15 V, \\ &I_{OH} = -20 \mu A \\ &V_{DD} = 4.5 V, \ V_{SS} = 0 V \end{aligned}$	4.4	-	V
High Level Output Voltage 3	V _{OH3}	3006	$V_{IL} = 1.2V, V_{IH} = 4.2V,$ $I_{OH} = -20\mu A$ $V_{DD} = 6V, V_{SS} = 0V$	5.9	-	V
High Level Output Voltage 4	V _{OH4}	3006	$V_{IL} = 0.9V, V_{IH} = 3.15V,$ $I_{OH} = -4mA$ $V_{DD} = 4.5V, V_{SS} = 0V$	3.7	-	V
High Level Output Voltage 5	V _{OH5}	3006	$V_{IL} = 1.2V, V_{IH} = 4.2V,$ $I_{OH} = -5.2mA$ $V_{DD} = 6V, V_{SS} = 0V$	5.2	-	V
Input Clamp Voltage 1, to V _{SS}	V _{IC1}	-	I_{IN} (Under Test) = -100 μ A V_{DD} = Open, V_{SS} = 0V All Other Pins Open	-0.1	-1.2	V
Input Clamp Voltage 2, to V _{DD}	V _{IC2}	-	$\begin{split} I_{\text{IN}} & \text{(Under Test)} = \\ 100 \mu A \\ V_{\text{DD}} &= 0 V, V_{\text{SS}} = \text{Open} \\ \text{All Other Pins Open} \end{split}$	0.1	1.2	V

ISSUE 4

2.3.3 Notes to Electrical Measurement Tables

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic, inputs not under test shall be $V_{IN} = V_{SS}$ or V_{DD} and outputs not under test shall be open.
- 2. Functional tests shall be performed with f = 10kHz (min). The maximum time to output comparator strobe = $30\mu s$.
- 3. Quiescent Current shall be tested using the following input conditions:
 - (a) $\overline{LOAD} = CLR = V_{IL}$; all other inputs = V_{IH}
 - (b) All inputs = V_{IL}
- 4. Guaranteed but not tested.
- 5. Measurements shall be performed as a go-no-go test on a 100% basis. Read and record measurements shall be performed on a sample of 5 components.

The pulse generator shall have the following characteristics:

 $V_{GEN}=0$ to V_{DD} ; $f_{GEN}=1$ MHz minimum; t_r and $t_f \le 6 ns$ (10% to 90%); duty cycle = 50%; $Z_{out}=50$.

Output load capacitance C_L = 50pF ±5% including scope probe, wiring and stray capacitance without component in the test fixture and output load resistance R_L = 1k Ω ±5%.

Propagation delay shall be measured referenced to the 50% input and output voltages.

Transition time shall be measured referenced to the 10% and 90% output voltage.

- 6. Read and record measurements shall be performed on a sample of 5 components with 0 failures permitted.
- 7. A pulse, having the following conditions, shall be applied to the clock input: $V_P = 0V$ to V_{DD} . Maximum clock frequency f_{CLK} requirement shall be considered as met if proper output state changes occur with the pulse repetition rate set to that given in the Limits column.



2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Limits		Units
		Drift Value	Abso	Absolute	
		Δ	Min	Max	
Quiescent Current	I _{DD}	±120	1	400	nA
Low Level Input Current	I _{IL}	±20	-	-50	nA
High Level Input Current	I _{IH}	±20	ı	50	nA
Low Level Output Voltage 4	V_{OL4}	±26	ı	260	mV
High Level Output Voltage 4	V _{OH4}	±0.2	3.98	ı	V
Threshold Voltage N-Channel	V _{THN}	±0.3	-0.45	-1.45	V
Threshold Voltage P-Channel	V_{THP}	±0.3	0.45	1.35	V

NOTES:

2.5 <u>INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS</u>

Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic where specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols	Limits		Units	
		Drift Value	Abso	olute	
		Δ	Min	Max	
Functional Test 1	-	-	-	-	-
Functional Test 2	-	-	-	-	-

^{1.} Unless otherwise specified all inputs and outputs shall be tested for each characteristic.



Characteristics	Symbols	Limits		Units	
		Drift Value	Abso	olute	
		Δ	Min	Max	
Functional Test 3	-	-	-	-	-
Quiescent Current	I _{DD}	±120	-	400	nA
Low Level Input Current	I _{IL}	±20	-	-50	nA
High Level Input Current	I _{IH}	±20	-	50	nA
Low Level Output Voltage 4	V_{OL4}	±26	-	260	mV
Low Level Output Voltage 5	V_{OL5}	±26	-	260	mV
High Level Output Voltage 4	V _{OH4}	±0.2	3.98	-	٧
High Level Output Voltage 5	V _{OH5}	±0.2	5.48	-	V
Threshold Voltage N-Channel	V _{THN}	±0.3	-0.45	-1.45	V
Threshold Voltage P-Channel	V _{THP}	±0.3	0.45	1.35	V

NOTES:

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- 2. The drift values (Δ) are applicable to the Operating Life test only.

2.6 <u>HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS</u>

2.6.1 N-Channel HTRB

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+125 (+0 -5)	°C
Outputs QA, QB, QC, QD, \overline{CO} , \overline{BO}	V _{OUT}	Open or V _{SS}	V
Inputs CLR, A, B, C, D, LOAD , UP, DOWN	V _{IN}	V_{SS}	V
Positive Supply Voltage	V_{DD}	6 (+0 -0.5)	V
Negative Supply Voltage	V _{SS}	0	V
Duration	t	72	Hours

NOTES:

- 1. Input Protection Resistor = 680Ω min to $47k\Omega$ max.
- 2. Output Load = 1kΩ min to 10kΩ max.



2.6.2 P-Channel HTRB

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+125 (+0 -5)	°C
	V _{OUT}	Open or V _{DD}	V
Inputs CLR, A, B, C, D, LOAD , UP, DOWN	V_{IN}	V_{DD}	V
Positive Supply Voltage	V_{DD}	6 (+0 -0.5)	V
Negative Supply Voltage	V_{SS}	0	V
Duration	t	72	Hours

NOTES:

- 1. Input Protection Resistor = 680Ω min to $47k\Omega$ max.
- 2. Output Load = 1kΩ min to 10kΩ max.

2.7 POWER BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T_{amb}	+125 (+0 -5)	°C
Outputs QA, QB, QC, QD, \overline{CO} , \overline{BO}	V _{OUT}	V_{DD}	V
Inputs A, B, C, D, DOWN, TOAD	V_{IN}	V_{DD}	V
Input CLR	V_{IN}	V_{SS}	V
Input UP	V_{IN}	$V_{\sf GEN}$	V
Pulse Voltage	V_{GEN}	0V to V _{DD}	V
Pulse Frequency Square Wave	f _{GEN}	100k \pm 10% 50 \pm 15% Duty Cycle $t_r = t_f \le 400 ns$	Hz
Positive Supply Voltage	V_{DD}	6 (+0 -0.5)	V
Negative Supply Voltage	V _{SS}	0	V

NOTES:

- 1. Input Protection Resistor = 680Ω min to $47k\Omega$ max.
- 2. Output Load = 1kΩ min to 10kΩ max.

2.8 OPERATING LIFE CONDITIONS

The conditions shall be as specified for Power Burn-in.



2.9 TOTAL DOSE RADIATION TESTING

2.9.1 <u>Bias Conditions and Total Dose Level for Total Dose Radiation Testing</u> Continuous bias shall be applied during irradiation testing as specified below.

The total dose level applied shall be as specified in the component type variant information herein or in the Purchase Order.

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T_{amb}	+ 22 ±3	°C
Outputs QA, QB, QC, QD, \overline{CO} , \overline{BO}	V _{OUT}	Open	V
Inputs CLR, A, B, C, D, LOAD, UP, DOWN	V _{IN}	V_{DD}	V
Positive Supply Voltage	V_{DD}	6 ±0.3	V
Negative Supply Voltage	V _{SS}	0	V

NOTES:

2.9.2 Electrical Measurements for Total Dose Radiation Testing

Prior to irradiation testing the devices shall have successfully met Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at T_{amb} = +22 ±3 °C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The parameters to be measured during and on completion of irradiation testing are shown below.

Unless otherwise specified all inputs and outputs shall be tested for each characteristic.

Characteristics	Symbols	Limits		Units	
		Drift Values	Abso	olute	
		Δ	Min	Max	
Quiescent Current	I _{DD}	-	ı	40	μΑ
Threshold Voltage N-Channel	V_{THN}	±0.6	-0.4	-1.5	٧
Threshold Voltage P-Channel	V _{THP}	±0.6	0.4	1.4	V

^{1.} Input Protection Resistor = 680Ω min to $47k\Omega$ max.



APPENDIX 'A' AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Deviations from Screening Tests - Chart F3	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
	High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Power Burn-in test is performed using STMicroelectronics Specification Ref: 0019255.
	Solderability is not applicable unless specifically stipulated in the Purchase Order.
Deviations from Qualification and Periodic Tests - Chart F4	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
	Operating Life: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Deviations from High and Low Temperatures Electrical Measurements	High and Low Temperatures Electrical Measurements may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes High and Low Temperatures Electrical Measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.
Deviations from Room Temperature Electrical Measurements	All AC characteristics (Capacitance and Timings) may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes AC characteristic measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.