

Page 1 of 26

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS DUAL D-TYPE FLIP-FLOP WITH PRESET AND CLEAR AND FULLY BUFFERED OUTPUTS

# **BASED ON TYPE 54HCT74**

ESCC Detail Specification No. 9203/070

Issue 4 March 2015



Document Custodian: European Space Agency - see https://escies.org



### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2015. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# **DOCUMENTATION CHANGE NOTICE**

(Refer to <a href="https://escies.org">https://escies.org</a> for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
913	Specification upissued to incorporate editorial changes per DCR.

# **TABLE OF CONTENTS**

1	GENERAL	6
1.1	SCOPE	6
1.2	APPLICABLE DOCUMENTS	6
1.3	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	6
1.4	THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS	6
1.4.1	The ESCC Component Number	6
1.4.2	Component Type Variants	6
1.5	MAXIMUM RATINGS	7
1.6	HANDLING PRECAUTIONS	7
1.7	PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION	8
1.7.1	Flat Package (FP) - 14 Pin	8
1.7.2	Dual-in-line Package (DIP) - 14 Pin	9
1.7.3	Chip Carrier Package (CCP) - 20 Terminal	10
1.7.4	Small Outline Ceramic Package (SO) - 14 Pin	12
1.7.5	Notes to Physical Dimensions and Terminal Identification	13
1.8	FUNCTIONAL DIAGRAM	13
1.9	PIN ASSIGNMENT	14
1.10	TRUTH TABLE	14
1.11	PROTECTION NETWORKS	15
2	REQUIREMENTS	15
2.1	GENERAL	15
2.1.1	Deviations from the Generic Specification	15
2.2	MARKING	15
2.3	ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES	15
2.3.1	Room Temperature Electrical Measurements	16
2.3.2	High and Low Temperatures Electrical Measurements	19
2.3.3	Notes to Electrical Measurement Tables	20
2.4	PARAMETER DRIFT VALUES	21
2.5	INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS	22
2.6	HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS	23
2.6.1	N-Channel HTRB	23
2.6.2	P-Channel HTRB	23
2.7	POWER BURN-IN CONDITIONS	24
2.8	OPERATING LIFE CONDITIONS	24
2.9	TOTAL DOSE RADIATION TESTING	25



ESCC Detail Specification

PAGE 5

No. 9203/070 ISSUE 4

2.9.1	Bias Conditions and Total Dose Level for Total Dose Radiation Testing	25
2.9.2	Electrical Measurements for Total Dose Radiation Testing	25
APPENDIX	'A'	26

#### 1 **GENERAL**

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

#### 1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000.
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics.

#### 1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

#### 1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

#### 1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows:

Example: 920307001F

Detail Specification Reference: 9203070

Component Type Variant Number: 01 (as required)
 Total Dose Radiation Level Letter: F (as required)

#### 1.4.2 <u>Component Type Variants</u>

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Terminal Material and/or Finish	Weight max g	Total Dose Radiation Level Letter
01	54HCT74	FP	G2	0.7	F [50kRAD(Si)]
02	54HCT74	FP	G4	0.7	F [50kRAD(Si)]
03	54HCT74	DIP	G2	2.2	F [50kRAD(Si)]
04	54HCT74	DIP	G4	2.2	F [50kRAD(Si)]
05	54HCT74	ССР	2	0.6	F [50kRAD(Si)]
10	54HCT74	so	G2	0.7	F [50kRAD(Si)]
11	54HCT74	SO	G4	0.7	F [50kRAD(Si)]

The terminal material and/or finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.



The total dose radiation level letter shall be as defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.

#### 1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	$V_{DD}$	-0.5 to 7	V	Note 1
Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> +0.5	V	Notes 1, 2
Output Voltage	V <sub>OUT</sub>	-0.5 to V <sub>DD</sub> +0.5	V	Notes 1, 3
Device Power Dissipation (Continuous)	P <sub>D</sub>	275	mW	Note 4
Supply Current	I <sub>DDop</sub>	50	mA	
Operating Temperature Range	$T_{op}$	-55 to +125	လူ	$T_{amb}$
Storage Temperature Range	$T_{stg}$	-65 to +150	°C	
Soldering Temperature For FP, DIP and SO For CCP	$T_{sol}$	+265 +245	°C	Note 5 Note 6

#### **NOTES:**

- Device is functional for 4.5V ≤ V<sub>DD</sub> ≤ 5.5V.
- 2. Input current limited to  $I_{IC} = \pm 20$ mA.
- 3. Output current limited to  $I_{OUT} = \pm 25$ mA.
- 4. The maximum device dissipation is determined by  $I_{DDop}$  max (50mA) x 5.5V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

#### 1.6 HANDLING PRECAUTIONS


These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.


These components are categorised as Class 2 per ESCC Basic Specification No. 23800 with a Minimum Critical Path Failure Voltage of 2500 Volts.



# 1.7 <u>PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION</u> Consolidated Notes are given following the case drawings and dimensions.

# 1.7.1 Flat Package (FP) - 14 Pin






Cumbala	Dimensions mm		Notos
Symbols	Min	Max	Notes
А	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.1	0.15	5
E	7.5	7.75	
F	1.27 BSC		3, 6
G	0.38	0.48	5
Н	6	-	5
L	18.75	22	
М	0.33	0.43	
N	4.32 TYPICAL		



# 1.7.2 <u>Dual-in-line Package (DIP) - 14 Pin</u>




Currele a la	Dimensi	ions mm	Natas
Symbols	Min	Max	Notes
А	2.1	2.54	
a1	3	3.7	
a2	0.63	1.14	2
В	1.82	2.23	
b	0.4	0.5	5
b1	1.27 T	/PICAL	5
С	0.2	0.3	5
D	18.79	19.2	
Е	7.36	7.87	
е	2.54	BSC	4, 6
e1	15.11	15.37	
e2	7.62	8.12	
F	7.11	7.75	
I	-	3.7	



Symbols	Dimensi	ons mm	Notos
	Min	Max	Notes
К	10.9	12.1	

# 1.7.3 Chip Carrier Package (CCP) - 20 Terminal




Cumhala	Dimensi	Notes	
Symbols	Min	Max	Notes
Α	1.14	1.95	
A1	1.63	2.36	
В	0.55	0.72	5
С	1.06	1.47	5
C1	1.91	2.41	



Crass bala	Dimensions mm		Notes
Symbols	Min	Max	Notes
D	8.67	9.09	
D1	7.21	7.52	
d, d1	1.27	BSC	3
d2	7.62	BSC	
E	8.67	9.09	
E1	7.21	7.52	
e, e1	1.27 BSC		3
e2	7.62 BSC		
f, g	-	0.76	
h, h1	1.01 TYPICAL		8
j, j1	0.51 TYPICAL		7



# 1.7.4 <u>Small Outline Ceramic Package (SO) - 14 Pin</u>



Symbols	Dimensi	Notes	
	Min	Max	Notes
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.1	0.15	5
E	7.5	7.75	
F	1.27 BSC		3, 6
G	0.38	0.48	5
Н	0.6	0.9	5




Cymhala	Dimensi	ons mm	Notes		
Symbols	Min	Max	Notes		
K	9 TYF	PICAL			
L	10	10.65			
М	0.33	0.43			
N	4.31 TY	4.31 TYPICAL			

#### 1.7.5 Notes to Physical Dimensions and Terminal Identification

- 1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown.
- 2. The dimension shall be measured from the seating plane to the base plane.
- The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 5. All terminals.
- 6. 12 spaces.
- 7. Index corner only 2 dimensions.
- 8. 3 non-index corners 6 dimensions.
- 9. For all pins, either pin shape may be supplied.

#### 1.8 FUNCTIONAL DIAGRAM

Pin numbers relate to FP, DIP and SO packages only.



**ISSUE 4** 



#### 1.9 **PIN ASSIGNMENT**

Die	Fund	otion	Pin	Fund	ction
Pin	FP, DIP and SO	ССР	Pin	FP, DIP and SO	ССР
1	1CLR Input (Clear)	-	11	2CLK Input (Clock)	-
2	1D Input	1CLR Input (Clear)	12	2D Input	2Q Output
3	1CLK Input (Clock)	1D Input	13	2CLR Input (Clear)	2Q Output
4	1PRE Input (Preset)	1CLK Input (Clock)	14	$V_{DD}$	2PRE Input (Preset)
5	1Q Output	-	15	-	-
6	1Q Output	1PRE Input (Preset)	16	-	2CLK Input (Clock)
7	V <sub>SS</sub>	•	17	-	-
8	2Q Output	1Q Output	18	-	2D Input
9	2Q Output	1Q Output	19	-	2CLR Input (Clear)
10	2PRE Input (Preset)	V <sub>SS</sub>	20	-	$V_{DD}$

#### 1.10 **TRUTH TABLE**

- Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.
- $\uparrow$  = Transition, Low to High;  $\downarrow$  = Transition, High to Low.  $Q_0$  or  $\overline{Q}_0$ : The Level of Q or  $\overline{Q}$  before the indicated steady-state input conditions are established.

#### **EACH FLIP-FLOP**


	INP	UTS		OUTI	PUTS	FUNCTION
CLR	PRE	D	CLK	Q	Q	FUNCTION
L	Н	Х	Х	L	Н	Clear
Н	L	Х	Х	Η	L	Preset
L	L	X	Х	Η	Н	•
Н	Н	L	1	Ш	Н	•
Н	Н	Н	1	Н	L	-
Н	Н	X	<b>\</b>	$Q_0$	$\bar{Q}_0$	No Change




#### 1.11 PROTECTION NETWORKS

#### INPUT PROTECTION

#### **OUTPUT PROTECTION**





#### 2 REQUIREMENTS

#### 2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

#### 2.1.1 <u>Deviations from the Generic Specification</u>

None.

#### 2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) Terminal identification.
- (b) The ESCC qualified components symbol (for ESCC qualified components only).
- (c) The ESCC Component Number.
- (d) Traceability information.

#### 2.3 <u>ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES</u>

Electrical measurements shall be performed at room, high and low temperatures. Consolidated Notes are given after the tables.



# 2.3.1 Room Temperature Electrical Measurements

The measurements shall be performed at  $T_{amb}$  = +22 ±3°C.

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lir	nits	Units
		Test Method	Note 1	Min	Max	
Functional Test 1	-	3014	$\label{eq:continuity} \begin{array}{l} \text{Verify Truth Table} \\ \text{without Load} \\ \text{V}_{\text{IL}} = 0.8 \text{V},  \text{V}_{\text{IH}} = 2 \text{V} \\ \text{V}_{\text{DD}} = 4.5 \text{V},  \text{V}_{\text{SS}} = 0 \text{V} \\ \text{t}_{\text{r}} = \text{t}_{\text{f}} < 500 \text{ns} \\ \text{Note 2} \end{array}$	-	-	-
Functional Test 2	-	3014	$\label{eq:continuity} \begin{split} & \text{Verify Truth Table} \\ & \text{without Load} \\ & \text{V}_{\text{IL}} = 0.8 \text{V},  \text{V}_{\text{IH}} = 2 \text{V} \\ & \text{V}_{\text{DD}} = 5.5 \text{V},  \text{V}_{\text{SS}} = 0 \text{V} \\ & \text{t}_{\text{r}} = \text{t}_{\text{f}} < 500 \text{ns} \\ & \text{Note 2} \end{split}$	-	-	-
Quiescent Current 1	I <sub>DD1</sub>	3005	$V_{IL}$ = 0V, $V_{IH}$ = 5.5V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V All Outputs Open Note 3	-	200	nA
Quiescent Current 2	I <sub>DD2</sub>	3005	$V_{IN}$ (1 $\overline{\text{CLR}}$ ) = 2.4V or 0.5V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V Note 4	-	2.4	mA
Low Level Input Current	I <sub>IL</sub>	3009	$V_{IN}$ (Under Test) = 0V $V_{IN}$ (Remaining Inputs) = 5.5V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V	-	-50	nA
High Level Input Current	I <sub>IH</sub>	3010	$V_{IN}$ (Under Test) = 5.5V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V	-	50	nA
Low Level Output Voltage 1	V <sub>OL1</sub>	3007	$V_{IL} = 0.8V, V_{IH} = 2V,$ $I_{OL} = 20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$	-	100	mV
Low Level Output Voltage 2	V <sub>OL2</sub>	3007	$V_{IL} = 0.8V, V_{IH} = 2V,$ $I_{OL} = 4mA$ $V_{DD} = 4.5V, V_{SS} = 0V$	-	260	mV
High Level Output Voltage 1	V <sub>OH1</sub>	3006	$V_{IL} = 0.8V, V_{IH} = 2V,$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$	4.4	-	V



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
High Level Output Voltage 2	V <sub>OH2</sub>	3006	$V_{IL} = 0.8V, V_{IH} = 2V,$ $I_{OH} = -4mA$ $V_{DD} = 4.5V, V_{SS} = 0V$	3.98	-	V
Threshold Voltage N-Channel	V <sub>THN</sub>	-	1CLR Input at Ground All Other Inputs: $V_{IN} = 5V$ $V_{DD} = 5V$ , $I_{SS} = -10\mu A$	-0.25	-1.45	V
Threshold Voltage P-Channel	$V_{THP}$	-	1D Input at Ground All Other Inputs: $V_{IN} = -5V$ $V_{SS} = -5V$ , $I_{DD} = 10\mu A$	0.45	1.85	V
Input Clamp Voltage 1, to V <sub>SS</sub>	V <sub>IC1</sub>	-	$I_{IN}$ (Under Test) = -100 $\mu$ A $V_{DD}$ = Open, $V_{SS}$ = 0V All Other Pins Open	-400	-900	mV
Input Clamp Voltage 2, to V <sub>DD</sub>	V <sub>IC2</sub>	-	$I_{IN}$ (Under Test) = 100 $\mu$ A $V_{DD}$ = 0V, $V_{SS}$ = Open All Other Pins Open	400	900	mV
Input Capacitance	C <sub>IN</sub>	3012	$V_{IN}$ (Not Under Test) = 0V $V_{DD} = V_{SS} = 0V$ f = 100kHz to 1MHz Note 5	-	10	pF
Propagation Delay Low to High 1, CLK to Q and Q	t <sub>PLH1</sub>	3003	$\begin{aligned} &V_{\text{IN}}\left(\text{Under Test}\right) = \\ &\text{Pulse Generator} \\ &V_{\text{IN}}\left(\text{Remaining Inputs}\right) \\ &= &\text{Truth Table} \\ &V_{\text{IL}} = &0\text{V}, \text{V}_{\text{IH}} = &4.5\text{V} \\ &V_{\text{DD}} = &4.5\text{V}, \text{V}_{\text{SS}} = &0\text{V} \\ &\text{Note 6} \end{aligned}$	-	35	ns
Propagation Delay High to Low 1, CLK to Q and Q	t <sub>PHL1</sub>	3003	$\begin{aligned} &V_{\text{IN}}\left(\text{Under Test}\right) = \\ &\text{Pulse Generator} \\ &V_{\text{IN}}\left(\text{Remaining Inputs}\right) \\ &= \text{Truth Table} \\ &V_{\text{IL}} = 0\text{V}, \text{V}_{\text{IH}} = 4.5\text{V} \\ &V_{\text{DD}} = 4.5\text{V}, \text{V}_{\text{SS}} = 0\text{V} \\ &\text{Note 6} \end{aligned}$	-	35	ns



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Propagation Delay Low to High 2, CLR to Q	t <sub>PLH2</sub>	3003	$\begin{aligned} &V_{\text{IN}} \left( \text{Under Test} \right) = \\ &\text{Pulse Generator} \\ &V_{\text{IN}} \left( \text{Remaining Inputs} \right) \\ &= \text{Truth Table} \\ &V_{\text{IL}} = 0\text{V}, \text{V}_{\text{IH}} = 4.5\text{V} \\ &V_{\text{DD}} = 4.5\text{V}, \text{V}_{\text{SS}} = 0\text{V} \\ &\text{Note 6} \end{aligned}$	-	46	ns
Propagation Delay High to Low 2, CLR to Q	t <sub>PHL2</sub>	3003	$\begin{aligned} &V_{\text{IN}} \left( \text{Under Test} \right) = \\ &\text{Pulse Generator} \\ &V_{\text{IN}} \left( \text{Remaining Inputs} \right) \\ &= \text{Truth Table} \\ &V_{\text{IL}} = 0\text{V}, \text{V}_{\text{IH}} = 4.5\text{V} \\ &V_{\text{DD}} = 4.5\text{V}, \text{V}_{\text{SS}} = 0\text{V} \\ &\text{Note 6} \end{aligned}$	,	46	ns
Propagation Delay Low to High 3, PRE to Q	t <sub>PLH3</sub>	3003	$\begin{aligned} &V_{\text{IN}} \left( \text{Under Test} \right) = \\ &\text{Pulse Generator} \\ &V_{\text{IN}} \left( \text{Remaining Inputs} \right) \\ &= \text{Truth Table} \\ &V_{\text{IL}} = 0\text{V}, \text{V}_{\text{IH}} = 4.5\text{V} \\ &V_{\text{DD}} = 4.5\text{V}, \text{V}_{\text{SS}} = 0\text{V} \\ &\text{Note 6} \end{aligned}$	-	46	ns
Propagation Delay High to Low 3, PRE to Q	t <sub>PHL3</sub>	3003	$\begin{aligned} &V_{\text{IN}}\left(\text{Under Test}\right) = \\ &\text{Pulse Generator} \\ &V_{\text{IN}}\left(\text{Remaining Inputs}\right) \\ &= \text{Truth Table} \\ &V_{\text{IL}} = 0\text{V}, \text{V}_{\text{IH}} = 4.5\text{V} \\ &V_{\text{DD}} = 4.5\text{V}, \text{V}_{\text{SS}} = 0\text{V} \\ &\text{Note 6} \end{aligned}$	-	46	ns
Transition Time Low to High	t <sub>TLH</sub>	3004	$\begin{aligned} &V_{\text{IN}}\left(\text{Under Test}\right) = \\ &\text{Pulse Generator} \\ &V_{\text{IN}}\left(\text{Remaining Inputs}\right) \\ &= \text{Truth Table} \\ &V_{\text{IL}} = 0\text{V}, \text{V}_{\text{IH}} = 4.5\text{V} \\ &V_{\text{DD}} = 4.5\text{V}, \text{V}_{\text{SS}} = 0\text{V} \\ &\text{Note 6} \end{aligned}$	-	15	ns
Transition Time High to Low	t <sub>THL</sub>	3004	$\begin{aligned} &V_{\text{IN}}\left(\text{Under Test}\right) = \\ &\text{Pulse Generator} \\ &V_{\text{IN}}\left(\text{Remaining Inputs}\right) \\ &= \text{Truth Table} \\ &V_{\text{IL}} = 0\text{V}, \text{V}_{\text{IH}} = 4.5\text{V} \\ &V_{\text{DD}} = 4.5\text{V}, \text{V}_{\text{SS}} = 0\text{V} \\ &\text{Note 6} \end{aligned}$	-	15	ns



Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Lin	nits	Units
		i est ivietnou	Note 1	Min	Max	
Maximum Clock Frequency	f <sub>CLK</sub>	-	CLK = Pulse Generator $V_{IL} = 0V, V_{IH} = 4.5V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Notes 7, 8	27	-	MHz

# 2.3.2 <u>High and Low Temperatures Electrical Measurements</u>

The measurements shall be performed at  $T_{amb}$  = +125 (+0 -5)°C and  $T_{amb}$  = -55 (+5 -0)°C.

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Lin	nits	Units
		rest Method	Note 1	Min	Max	
Functional Test 1	-	3014	$\label{eq:continuity} \begin{split} & \text{Verify Truth Table} \\ & \text{without Load} \\ & \text{V}_{\text{IL}} = 0.8 \text{V},  \text{V}_{\text{IH}} = 2 \text{V} \\ & \text{V}_{\text{DD}} = 4.5 \text{V},  \text{V}_{\text{SS}} = 0 \text{V} \\ & \text{t}_{\text{r}} = \text{t}_{\text{f}} < 500 \text{ns} \\ & \text{Note 2} \end{split}$	-	-	-
Functional Test 2	-	3014	$\label{eq:continuity} \begin{array}{l} \text{Verify Truth Table} \\ \text{without Load} \\ \text{V}_{\text{IL}} = 0.8 \text{V},  \text{V}_{\text{IH}} = 2 \text{V} \\ \text{V}_{\text{DD}} = 5.5 \text{V},  \text{V}_{\text{SS}} = 0 \text{V} \\ \text{t}_{\text{r}} = \text{t}_{\text{f}} < 500 \text{ns} \\ \text{Note 2} \end{array}$	1	-	-
Quiescent Current 1	I <sub>DD1</sub>	3005	$V_{IL}$ = 0V, $V_{IH}$ = 5.5V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V All Outputs Open Note 3	-	4	μA
Quiescent Current 2	I <sub>DD2</sub>	3005	$V_{IN}$ (1 $\overline{\text{CLR}}$ ) = 2.4V or 0.5V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V Note 4	-	3	mA
Low Level Input Current	I <sub>IL</sub>	3009	$V_{IN}$ (Under Test) = 0V $V_{IN}$ (Remaining Inputs)=5.5V $V_{DD}$ =5.5V, $V_{SS}$ =0V	-	-1	μA
High Level Input Current	I <sub>IH</sub>	3010	V <sub>IN</sub> (Under Test)=5.5V V <sub>IN</sub> (Remaining Inputs) = 0V V <sub>DD</sub> = 5.5V, V <sub>SS</sub> = 0V	-	1	μА



Characteristics	Symbols	MIL-STD-883	Test Conditions	Limits		Units
		Test Method	Note 1	Min	Max	
Low Level Output Voltage 1	V <sub>OL1</sub>	3007	$V_{IL} = 0.8V, V_{IH} = 2V,$ $I_{OL} = 20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$	-	100	mV
Low Level Output Voltage 2	V <sub>OL2</sub>	3007	$V_{IL} = 0.8V, V_{IH} = 2V,$ $I_{OL} = 4mA$ $V_{DD} = 4.5V, V_{SS} = 0V$	-	400	mV
High Level Output Voltage 1	V <sub>OH1</sub>	3006	$V_{IL} = 0.8V, V_{IH} = 2V,$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$	4.4	-	V
High Level Output Voltage 2	V <sub>OH2</sub>	3006	$V_{IL} = 0.8V, V_{IH} = 2V,$ $I_{OH} = -4mA$ $V_{DD} = 4.5V, V_{SS} = 0V$	3.7	-	V
Input Clamp Voltage 1, to V <sub>SS</sub>	V <sub>IC1</sub>	-	$I_{IN}$ (Under Test) = -100 $\mu$ A $V_{DD}$ = Open, $V_{SS}$ = 0V All Other Pins Open	-0.1	-1.2	V
Input Clamp Voltage 2, to V <sub>DD</sub>	V <sub>IC2</sub>	-	$I_{IN}$ (Under Test) = 100 $\mu$ A $V_{DD}$ = 0V, $V_{SS}$ = Open All Other Pins Open	0.1	1.2	V

#### 2.3.3 <u>Notes to Electrical Measurement Tables</u>

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic, inputs not under test shall be  $V_{IN} = V_{SS}$  or  $V_{DD}$  and outputs not under test shall be open.
- 2. Functional tests shall be performed with f = 10kHz (min). The maximum time to output comparator strobe =  $30\mu s$ .
- 3. Quiescent Current 1 shall be tested using the following input conditions:
  - (a)  $1\overline{\text{CLR}} = 2\overline{\text{CLR}} = V_{\text{IH}}$ ; all other inputs =  $V_{\text{IL}}$
  - (b)  $1\overline{PRE} = 2\overline{PRE} = V_{IH}$ ; all other inputs =  $V_{IL}$
- 4. Quiescent Current 2 shall be tested using the following input conditions:
  - (a)  $1\overline{\text{CLR}} = 2.4\text{V}$ ; all other inputs = 0V
  - (b)  $1\overline{\text{CLR}} = 0.5\text{V}$ ; all other inputs = 0V
- 5. Guaranteed but not tested.
- 6. Measurements shall be performed as a go-no-go test on a 100% basis. Read and record measurements shall be performed on a sample of 5 components.

The pulse generator shall have the following characteristics:

 $V_{GEN}$  = 0 to  $V_{DD}$ ;  $f_{GEN}$  = 1MHz minimum;  $t_r$  and  $t_f \le$  6ns (10% to 90%); duty cycle = 50%;  $Z_{out}$  = 50 $\Omega$ .

Output load capacitance  $C_L = 50 pF \pm 5\%$  including scope probe, wiring and stray capacitance without component in the test fixture and output load resistance  $R_L = 1 k\Omega \pm 5\%$ .

Propagation delay shall be measured referenced to the 50% input and output voltages. Transition time shall be measured referenced to the 10% and 90% output voltage.

7. Read and record measurements shall be performed on a sample of 5 components with 0 failures permitted.



8. A pulse, having the following conditions, shall be applied to the clock input:  $V_P = 0V$  to  $V_{DD}$ . Maximum clock frequency  $f_{CLK}$  requirement shall be considered as met if proper output state changes occur with the pulse repetition rate set to that given in the Limits column.

#### 2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols	Limits			Units
		Drift Value	Abso	olute	
		Δ	Min	Max	
Quiescent Current 1	I <sub>DD1</sub>	±60	-	200	nA
Quiescent Current 2	I <sub>DD2</sub>	±0.6	-	2.4	mA
Low Level Input Current	I <sub>IL</sub>	±20	-	-50	nA
High Level Input Current	I <sub>IH</sub>	±20	-	50	nA
Low Level Output Voltage 2	V <sub>OL2</sub>	±26	-	260	mV
High Level Output Voltage 2	V <sub>OH2</sub>	±0.2	3.98	-	V
Threshold Voltage N-Channel	$V_{THN}$	±0.3	-0.25	-1.45	V
Threshold Voltage P-Channel	V <sub>THP</sub>	±0.3	0.45	1.85	V

#### NOTES:

1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.



#### 2.5 INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS

Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic where specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols	Limits			Units
		Drift Value	Abso	olute	
		Δ	Min	Max	
Functional Test 1	-	-	-	-	-
Functional Test 2	-	-	-	-	-
Quiescent Current 1	I <sub>DD1</sub>	±60	-	200	nA
Quiescent Current 2	I <sub>DD2</sub>	±0.6	-	2.4	mA
Low Level Input Current	I <sub>IL</sub>	±20	-	-50	nA
High Level Input Current	I <sub>IH</sub>	±20	-	50	nA
Low Level Output Voltage 2	V <sub>OL2</sub>	±26	-	260	mV
High Level Output Voltage 2	V <sub>OH2</sub>	±0.2	3.98	-	V
Threshold Voltage N-Channel	V <sub>THN</sub>	±0.3	-0.25	-1.45	V
Threshold Voltage P-Channel	V <sub>THP</sub>	±0.3	0.45	1.85	V

#### NOTES:

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- 2. The drift values ( $\Delta$ ) are applicable to the Operating Life test only.



#### 2.6 HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS

#### 2.6.1 N-Channel HTRB

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+125 (+0 -5)	°C
Outputs 1Q, 1Q, 2Q, 2Q	V <sub>OUT</sub>	Open or V <sub>SS</sub>	V
Inputs CLR, D, CLK, PRE (all gates)	V <sub>IN</sub>	V <sub>SS</sub>	V
Positive Supply Voltage	$V_{DD}$	5.5 (+0 -0.5)	V
Negative Supply Voltage	V <sub>SS</sub>	0	V
Duration	t	72	Hours

# **NOTES:**

- Input Protection Resistor =  $680\Omega$  min to  $47k\Omega$  max.
- 2. Output Load =  $1k\Omega$  min to  $10k\Omega$  max.

#### 2.6.2 P-Channel HTRB

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+125 (+0 -5)	°C
Outputs 1Q, 1Q, 2Q, 2Q	V <sub>OUT</sub>	Open or V <sub>DD</sub>	V
Inputs CLR, D, CLK, PRE (all gates)	$V_{IN}$	$V_{DD}$	V
Positive Supply Voltage	$V_{DD}$	5.5 (+0 -0.5)	V
Negative Supply Voltage	V <sub>SS</sub>	0	V
Duration	t	72	Hours

#### **NOTES:**

- 1. Input Protection Resistor =  $680\Omega$  min to  $47k\Omega$  max.
- 2. Output Load = 1kΩ min to 10kΩ max.



# 2.7 POWER BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+125 (+0 -5)	°C
Outputs 1Q, 1Q, 2Q, 2Q	V <sub>OUT</sub>	$V_{DD}$	V
Inputs 1CLR, 2CLR, 1PRE, 2PRE	V <sub>IN</sub>	$V_{DD}$	V
Inputs 1CLK, 2CLK	V <sub>IN</sub>	$V_{GEN1}$	V
Inputs 1D, 2D	V <sub>IN</sub>	$V_{GEN2}$	V
Pulse Voltage	$V_{GEN}$	0V to V <sub>DD</sub>	V
Pulse Frequency Square Wave	f <sub>GEN1</sub> f <sub>GEN2</sub>	100k ±10% 50k ±10% 50 ±15% Duty Cycle $t_r = t_f \le 400 \text{ns}$	Hz
Positive Supply Voltage	$V_{DD}$	5.5 (+0 -0.5)	V
Negative Supply Voltage	V <sub>SS</sub>	0	V

# **NOTES:**

- 1. Input Protection Resistor =  $680\Omega$  min to  $47k\Omega$  max.
- 2. Output Load = 1kΩ min to 10kΩ max.

#### 2.8 OPERATING LIFE CONDITIONS

The conditions shall be as specified for Power Burn-in.



#### 2.9 TOTAL DOSE RADIATION TESTING

# 2.9.1 <u>Bias Conditions and Total Dose Level for Total Dose Radiation Testing</u>

Continuous bias shall be applied during irradiation testing as specified below.

The total dose level applied shall be as specified in the component type variant information herein or in the Purchase Order.

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+22 ±3	°C
Outputs 1Q, 1Q, 2Q, 2Q	V <sub>OUT</sub>	Open	V
Inputs 1CLR, 2CLR	V <sub>IN</sub>	$V_{SS}$	V
Inputs D, CLK, PRE (all gates)	V <sub>IN</sub>	$V_{DD}$	V
Positive Supply Voltage	$V_{DD}$	5.5 ±0.3	V
Negative Supply Voltage	V <sub>SS</sub>	0	V

#### NOTES:

#### 2.9.2 Electrical Measurements for Total Dose Radiation Testing

Prior to irradiation testing the devices shall have successfully met Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at  $T_{amb}$  = +22 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The parameters to be measured during and on completion of irradiation testing are shown below.

Unless otherwise specified all inputs and outputs shall be tested for each characteristic.

Characteristics	Symbols	Limits			Units
		Drift Value	Absolute		
		Δ	Min	Max	
Quiescent Current 1	I <sub>DD1</sub>	-	-	20	μΑ
Threshold Voltage N-Channel	$V_{THN}$	±0.6	-0.2	-1.5	V
Threshold Voltage P-Channel	$V_{THP}$	±0.6	0.7	2.2	V

<sup>1.</sup> Input Protection Resistor =  $680\Omega$  min to  $47k\Omega$  max.



# APPENDIX 'A' AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Deviations from Screening Tests - Chart F3	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
	High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Power Burn-in test is performed using STMicroelectronics Specification Ref: 0019255.
	Solderability is not applicable unless specifically stipulated in the Purchase Order.
Deviations from Qualification and Periodic Tests - Chart F4	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
	Operating Life: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Deviations from High and Low Temperatures Electrical Measurements	High and Low Temperatures Electrical Measurements may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes High and Low Temperatures Electrical Measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.
Deviations from Room Temperature Electrical Measurements	All AC characteristics (Capacitance and Timings) may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes AC characteristic measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.