

Page 1 of 21

INTEGRATED CIRCUITS, SILICON MONOLITHIC, PULSE WIDTH MODULATOR

BASED ON TYPE ST1843

Detail Specification No. 9108/020

Issue 3	December 2016
---------	---------------



Document Custodian: European Space Agency - see https://escies.org



PAGE 2

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2016. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



ISSUE 3

PAGE 3

DOCUMENTATION CHANGE NOTICE

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
1026	Specification updated to incorporate changes per DCR.



PAGE 4

ISSUE 3

TABLE OF CONTENTS

1	GENERAL	5
1.1	SCOPE	5
1.2	APPLICABLE DOCUMENTS	5
1.3	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	5
1.4	THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS	5
1.4.1	The ESCC Component Number	5
1.4.2	Component Type Variants	5
1.5	MAXIMUM RATINGS	6
1.6	HANDLING PRECAUTIONS	6
1.7	PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION	7
1.8	FUNCTIONAL DIAGRAM	8
1.9	PIN ASSIGNMENT	8
2	REQUIREMENTS	9
2.1	GENERAL	9
2.1.1	Deviations from the Generic Specification	9
2.2	MARKING	9
2.3	ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES	9
2.3.1	Room Temperature Electrical Measurements	9
2.3.2	High and Low Temperatures Electrical Measurements	12
2.3.3	Notes to Electrical Measurement Tables	15
2.4	PARAMETER DRIFT VALUES	15
2.5	INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS	15
2.6	HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS	16
2.7	POWER BURN-IN CONDITIONS	16
2.8	OPERATING LIFE CONDITIONS	17
2.9	TOTAL DOSE RADIATION TESTING	18
2.9.1	Bias Conditions and Total Dose Level for Total Dose Radiation Testing	18
2.9.2	Electrical Measurements for Total Dose Radiation Testing	18
APPENDI	Х 'А'	21



ISSUE 3

1 <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

1.2 <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000.
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics.

1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

1.4.1 <u>The ESCC Component Number</u> The ESCC Component Number shall be constituted as follows:

Example: 910802001F

- Detail Specification Reference: 9108020
- Component Type Variant Number: 01 (as required)
- Total Dose Radiation Level Letter: F (as required)

1.4.2 <u>Component Type Variants</u>

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Terminal Material and Finish	Weight max g	Total Dose Radiation Level Letter
01	ST1843	FP	G2	0.45	F [50krad(Si)]
02	ST1843	FP	G4	0.45	F [50krad(Si)]

The terminal material and finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.

Total dose radiation level letters are defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.



ISSUE 3

1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage (low impedance source)	Vi	30	V	Note 1
Supply Current	li	30	mA	Notes 1, 2
Output Current	lo	±1	А	Note 1
Output Energy (capacitive load)	Eo	5	μJ	
Analogue Inputs	-	-0.3 to 5.5	V	Pins 2, 3
Error Amplifier Output Sink Current	Io-sink	10	mA	Note 1
Operating Temperature Range	T _{op}	-55 to +125	°C	T _{amb}
Storage Temperature Range	T _{stg}	-65 to +150	°C	
Junction Temperature	Tj	+150	°C	
Soldering Temperature	T _{sol}	+265	°C	Note 3

NOTES:

- 1. All voltages are with respect to Ground, all currents are positive into the specified terminal.
- 2. Supply voltage is self-limited by Zener clamp.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.

1.6 HANDLING PRECAUTIONS


These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 2 per ESCC Basic Specification No. 23800 with a Minimum Critical Path Failure Voltage of 2000 Volts.



ISSUE 3

PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION 1.7 Flat Package (FP) - 8 Pin



Symbolo	Dimensi	ons mm	Notoo
Symbols	Min	Max	Notes
A	2.24	2.64	
b	0.38	0.48	2
с	0.1	0.16	2
D	D 6.35 6.61		
E	E 6.35 6.61		
E2	E2 4.32 4.58		
E3	E3 0.88 1.14		
е	1.27	BSC	3
L	6.51	7.38	2
Q	0.66	0.92	
S1	0.92	1.32	4

- **NOTES:** 1. Terminal identification shall be by means of a notch or a dot located adjacent to Pin 1.
- Applies to all pins. 6 places. 4 places. 2.


3.

4.



1.8 FUNCTIONAL DIAGRAM

Note: For the ST1843 the toggle flip-flop is unused.



1.9 PIN ASSIGNMENT

Pin	Name	Description
1	COMP	This pin is the Error Amplifier output and is made available for loop compensation.
2	Vfb	This is the inverting input of the Error Amplifier. It is normally connected to the switching power supply output through a resistor divider.
3	I _{SENSE}	A voltage proportional to inductor current is connected to this input. The PWM uses this information to terminate the output switch conduction.
4	R _T /C _T	The oscillator frequency and maximum Output duty cycle are programmed by connecting resistor R_T to V_{ref} and capacitor C_T to ground. Operation to 500kHz is possible.
5	GROUND	This pin is the combined control circuitry and power ground.
6	OUTPUT	This output directly drives the gate of a power MOSFET. Peak currents up to 1A are sourced and sunk by this pin.
7	Vi	This pin is the positive supply of the control IC.
8	Vref	This is the reference output. It provides charging current for capacitor C_{T} through resistor $R_{T}.$



ISSUE 3

2 <u>REQUIREMENTS</u>

2.1 <u>GENERAL</u>

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

2.1.1 <u>Deviations from the Generic Specification</u> None.

2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) Terminal identification.
- (b) The ESCC qualified components symbol (for ESCC qualified components only).
- (c) The ESCC Component Number.
- (d) Traceability information.

2.3 ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES

Electrical measurements shall be performed at room, high and low temperatures. Consolidated Notes are given after the tables.

2.3.1 <u>Room Temperature Electrical Measurements</u>

The measurements shall be performed at $T_{amb} = +22 \pm 3^{\circ}C$.

Characteristics	Symbols	MIL-STD-883	Test Conditions	Limits		Units
		Test Method		Min	Max	
REFERENCE SECT	ION					•
Output Voltage	Vref		$ V_i = 15V \\ R_T = 10k\Omega, C_T = 3.3nF \\ I_O = 1mA $	4.95	5.05	V
Line regulation	$\Delta V_{\text{REF}_\text{LINE}}$	-	12V ≤ V _i ≤ 25V R⊤ = 10kΩ, C⊤ = 3.3nF	-	20	mV
Load Regulation	ΔV_{REF_LOAD}	-	Vi = 15V R⊤ = 10kΩ, C⊤ = 3.3nF 1mA ≤ I₀ ≤ 20mA	-	19	mV
Output Short Circuit Current	lsc	3011	Vi = 15V R⊤ = 10kΩ, C⊤ = 3.3nF	-180	-30	mA



F

No. 9108/020

Characteristics	Symbols	MIL-STD-883	Test Conditions	Limits		Units
		Test Method		Min	Max	
OSCILLATOR SECT	ION					
Frequency	fosc	-		49	55	kHz
Frequency Change with Voltage	Δfosc/ΔV	-	$\begin{array}{l} 12V \leq V_i \leq 25V \\ R_T = 10k\Omega, \ C_T = 3.3nF \end{array}$	-1	1	%
Discharge Current	Ідіясна	-	$ V_i = 15V \\ R_T = 10k\Omega, C_T = 3.3nF \\ V_{OSC} = 2V $	8.1	8.8	mA
ERROR AMP SECT	ON					
Input Voltage	V ₂	-		2.45	2.55	V
Input Bias Current	Ι _b	4001	$V_i = 15V$ $R_T = 10k\Omega, C_T = 3.3nF$ $V_{FB} = 5V$	-1	1	μA
Open Loop Voltage Gain	Avol	-	$ V_i = 15V \\ R_T = 10k\Omega, C_T = 3.3nF \\ 2V \le V_O \le 4V $	65	-	dB
Power Supply Rejection Ratio	PSRR	4003	12V ≤ Vi ≤ 25V R⊤ = 10kΩ, C⊤ = 3.3nF	67	-	dB
Output Sink Current	Io_sink	-		6	-	mA
Output Source Current	Io_source	-		-	-1	mA
V _{OUT} High	V _{OH}	-		6.2	-	V
V _{OUT} Low	V _{OL}	-	$\label{eq:Vi} \begin{array}{l} V_i = 15V \\ R_T = 10 k \Omega, \ C_T = 3.3 n F \\ V_{\text{PIN2}} = 2.3 V \\ R_L = 15 k \Omega \ \text{to} \ V_{\text{ref}} \end{array}$	-	950	mV



PAGE 11

No. 9108/020	

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method		Min	Max	
CURRENT SENSE	SECTION		·			
Gain	Gv	4004	$V_i = 15V$ $R_T = 10k\Omega, C_T = 3.3nF$ Notes 1, 2	2.85	3.15	V/V
Maximum Input Signal	V ₃	-	$\label{eq:Vi} \begin{array}{l} V_{i} = 15V \\ R_{T} = 10k\Omega, \ C_{T} = 3.3nF \\ V_{PIN1} = 2.3V \\ Note \ 1 \end{array}$	0.9	1.05	V
Supply Voltage Rejection	SVR	-	$\begin{array}{l} 12V \leq V_i \leq 25V \\ R_T = 10k\Omega, \ C_T = 3.3nF \\ Note 1 \end{array}$	74	-	dB
Input Bias Current	lb	4001	Vi = 15V R⊤ = 10kΩ, C⊤ = 3.3nF	-10	10	μA
Delay to output	do	3003	Vi = 15V R⊤ = 10kΩ, C⊤ = 3.3nF	-	300	ns
OUTPUT SECTION						
Output Low Level	V _{OL1}	3007	$ V_i = 15V \\ R_T = 10k\Omega, C_T = 3.3nF \\ I_{SINK} = 20mA $	-	260	mV
Output Low Level	V _{OL2}	3007	Vi = 15V Rτ = 10kΩ, Cτ = 3.3nF Isink = 200mA	-	2.2	V
Output High level	V _{OH1}	3006	Vi = 15V Rτ = 10kΩ, Cτ = 3.3nF ISOURCE = 20mA	13	-	V
Output High Level	V _{OH2}	3006	Vi = 15V Rτ = 10kΩ, Cτ = 3.3nF ISOURCE = 200mA	12	-	V
UVLO Saturation	V _{OLS}	-		-	1.1	V
Rise Time	tr	3004	$\label{eq:Vi} \begin{array}{l} V_i = 15V \\ R_T = 10k\Omega, \ C_T = 3.3nF \\ C_L = 1nF \end{array}$	-	150	ns
Fall Time	tr	3004		-	150	ns



ISSUE 3

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method		Min	Max	
UNDER-VOLTAGE	LOCKOUT	SECTION				•
Start Threshold	V _{TH}	-		7.8	9	V
Min Operating Voltage after Turn-on	Vmin	-	$ V_i = 15V \\ R_T = 10k\Omega, C_T = 3.3nF $	7	8.2	V
Max Duty Cycle	DC _{MAX}	-	Vi = 15V Rτ = 10kΩ, Cτ = 3.3nF	94	100	%
Min Duty Cycle	DCMIN	-	Vi = 15V Rτ = 10kΩ, Cτ = 3.3nF	-	0	%
TOTAL STAND-BY	CURRENT					•
Start-up current	I _{ST}	-		-	500	μA
Operating Supply Current	li	3005	Vi = 15V Rτ = 10kΩ, Cτ = 3.3nF VPIN2 = VPIN3 = 0V	-	17	mA
Zener Voltage	Viz	-	$ V_i = 15V \\ R_T = 10k\Omega, C_T = 3.3nF \\ I_i = 25mA $	30	-	V

2.3.2 High and Low Temperatures Electrical Measurements

The measurements shall be performed at $T_{amb} = +125 (+0.5)^{\circ}C$ and $T_{amb} = -55 (+5.0)^{\circ}C$.

Characteristics	-,	MIL-STD-883 Test Method	Test Conditions	Limits		Units			
				Min	Max				
REFERENCE SECT	REFERENCE SECTION								
Output Voltage	Vref	-	$ V_i = 15V \\ R_T = 10k\Omega, C_T = 3.3nF \\ I_0 = 1mA $	4.9	5.05	V			
Line regulation	ΔV_{REF_LINE}	-	12V ≤ Vi ≤ 25V R⊤ = 10kΩ, C⊤ = 3.3nF	-	220	mV			
Load Regulation	ΔV_{REF_LOAD}	-	Vi = 15V R⊤ = 10kΩ, C⊤ = 3.3nF 1mA ≤ I₀ ≤ 20mA	-	25	mV			
Output Short Circuit Current	I _{SC}	3011	V _i = 15V R⊤ = 10kΩ, C⊤ = 3.3nF	-180	-30	mA			
OSCILLATOR SECT	ΓΙΟΝ								
Frequency	fosc	-	Vi = 15V R⊤ = 10kΩ, C⊤ = 3.3nF	49	56	kHz			
Frequency Change with Voltage	Δfosc/ΔV	-	12V ≤ Vi ≤ 25V R⊤ = 10kΩ, C⊤ = 3.3nF	-5	5	%			
Discharge Current	Idischg	-		7.2	8.8	mA			



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	Units	
		Test Method		Min	Max	
ERROR AMP SECT	ION		· · ·			
Input Voltage	V ₂	-		2.4	2.55	V
Input Bias Current	l _b	4001	$V_i = 15V$ $R_T = 10k\Omega, C_T = 3.3nF$ $V_{FB} = 5V$	-1	1	μA
Open Loop Voltage Gain	Avol	-	$ V_i = 15V \\ R_T = 10k\Omega, C_T = 3.3nF \\ 2V \le V_O \le 4V $	65	-	dB
Power Supply Rejection Ratio	PSRR	4003	12V ≤ Vi ≤ 25V R⊤ = 10kΩ, C⊤ = 3.3nF	50	-	dB
Output Sink Current	Io_sink	-		2	-	mA
Output Source Current	Io_source	-		-	-500	μA
V _{OUT} High	V _{он}	-		5	-	V
Vout Low	Vol	-	$\label{eq:Vi} \begin{array}{l} V_{i} = 15V \\ R_{T} = 10k\Omega, \ C_{T} = 3.3nF \\ V_{PIN2} = 2.3V \\ R_{L} = 15k\Omega \ \text{to} \ V_{ref} \end{array}$	-	1.1	V
CURRENT SENSE S	SECTION					
Gain	Gv	4004	$V_i = 15V$ $R_T = 10k\Omega, C_T = 3.3nF$ Notes 1, 2	2.85	3.15	V/V
Maximum Input Signal	V ₃	-	$\label{eq:relation} \begin{array}{l} V_i = 15V \\ R_T = 10 k \Omega, \ C_T = 3.3 n F \\ V_{\text{PIN1}} = 2.3 V \\ \text{Note 1} \end{array}$	0.9	1.1	V
Supply Voltage Rejection	SVR	-	$\begin{array}{l} 12V \leq V_i \leq 25V \\ R_T = 10k\Omega, \ C_T = 3.3nF \\ Note 1 \end{array}$	50	-	dB
Input Bias Current	l _b	4001	$ V_i = 15V \\ R_T = 10k\Omega, C_T = 3.3nF $	-10	10	μA
Delay to output	d。	3003	$ V_i = 15V \\ R_T = 10k\Omega, C_T = 3.3nF $	-	300	ns



PAGE 14

No. 9108/020

Characteristics	Symbols MIL-STD-883		Test Conditions	Limits		Units
		Test Method		Min	Max	
OUTPUT SECTION						
Output Low Level	V _{OL1}	3007		-	400	mV
Output Low Level	Vol2	3007	$V_i = 15V$ $R_T = 10k\Omega, C_T = 3.3nF$ $I_{SINK} = 200mA$	-	2.2	V
Output High level	Vон1	3006	Vi = 15V Rτ = 10kΩ, Cτ = 3.3nF Isource = 20mA	13	-	V
Output High Level	Vон2	3006	Vi = 15V Rτ = 10kΩ, Cτ = 3.3nF Isource = 200mA	12	-	V
UVLO Saturation	Vols	-	$ V_i = 6V \\ R_T = 10k\Omega, C_T = 3.3nF \\ I_{SINK} = 1mA $	-	1.1	V
Rise Time	tr	3004	$ V_i = 15V \\ R_T = 10k\Omega, C_T = 3.3nF \\ C_L = 1nF $	-	150	ns
Fall Time	t _f	3004	$ V_i = 15V \\ R_T = 10k\Omega, C_T = 3.3nF \\ C_L = 1nF $	-	150	ns
UNDER-VOLTAGE	LOCKOUT	SECTION				
Start Threshold	Vth	-	V _i = 15V R _T = 10kΩ, C _T = 3.3nF	7.8	9	V
Min Operating Voltage after Turn-on	Vmin	-	Vi = 15V Rτ = 10kΩ, Cτ = 3.3nF	7	8.2	V
Max Duty Cycle	DC _{MAX}	-	V _i = 15V R _T = 10kΩ, C _T = 3.3nF	94	100	%
Min Duty Cycle	DC _{MIN}	-	V _i = 15V R _T = 10kΩ, C _T = 3.3nF	-	0	%
TOTAL STAND-BY	CURRENT					
Start-up current	Ist	-		-	500	μA
Operating Supply Current	li	3005	Vi = 15V Rτ = 10kΩ, Cτ = 3.3nF VPIN2 = VPIN3 = 0V	-	17	mA
Zener Voltage	Viz	-	V _i = 15V R⊤ = 10kΩ, C⊤ = 3.3nF I _i = 25mA	30	-	V



2.3.3 Notes to Electrical Measurement Tables

1. This parameter shall be measured at trip point of latch with $V_{PIN2} = 0V$.

2. The gain, A, is defined as follows:

$$\mathsf{A} = \frac{\Delta \mathsf{V}_{\mathsf{PIN1}}}{\Delta \mathsf{V}_{\mathsf{PIN3}}} \ . \ \mathsf{0V} \le \mathsf{V}_{\mathsf{PIN3}} \le \mathsf{0.8V}.$$

2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Limits		Units
	Drift Absolute				
		Value Δ	Min	Max	
Operating Supply Current	li	±0.25	-	17	mA
Output Voltage	V_{REF}	±0.025	4.95	5.05	V
Output Low Level	Vol2	±0.05	-	2.2	V
Output High Level	V _{OH2}	±0.05	12	-	V

2.5 INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS

Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3^{\circ}C$.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic where specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Limits		Units
		Drift	Absolute		
		Value Δ	Min	Max	
Operating Supply Current	li	±0.25	-	17	mA
Output Voltage	Vref	±0.025	4.95	5.05	V
Output Low Level	Vol2	±0.05	-	2.2	V
Output High Level	V_{OH2}	±0.05	12	-	V




2.6 HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	Tamb	+100 (+0 -5)	°C
Supply Voltage	Vi	30	V
Junction Temperature	Tj	+150 (+0 -5)	°C
Duration	t	≥ 168	Hours

NOTES:

1. High Temperature Reverse Bias Burn-in may be carried out using the following test circuit:



R2 = 1kΩ

2.7 POWER BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+125 (+0 -5)	°C
Supply Voltage	Vi	18	V
Frequency	f	350	kHz
Junction Temperature	Tj	+150 (+0 -5)	°C

NOTES:


1. Power Burn-in may be carried out using the following test circuit:



PAGE 17

No. 9108/020

ISSUE 3



2.8 <u>OPERATING LIFE CONDITIONS</u> The conditions shall be as specified for Power Burn-in.



ISSUE 3

2.9 TOTAL DOSE RADIATION TESTING

2.9.1 <u>Bias Conditions and Total Dose Level for Total Dose Radiation Testing</u> Irradiation testing shall be carried out at Dose Rate Window 2 ("Low Rate"): 36 to 360 rad hr⁻¹.

No bias shall be applied during irradiation testing (all pins connected to Ground).

The total dose level applied shall be as specified in the component type variant information herein or in the Purchase Order.

2.9.2 <u>Electrical Measurements for Total Dose Radiation Testing</u> Prior to irradiation testing the devices shall have successfully met Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at T_{amb} = +22 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The parameters to be measured during and on completion of irradiation testing are shown below.

Characteristics		MIL-STD-883	Test Conditions	Limits		Units
		Test Method		Min	Max	
REFERENCE SECT	ION		·			
Output Voltage	V _{REF}	-		4.85	5.15	V
Line regulation	ΔV_{REF_LINE}	-	12V ≤ Vi ≤ 25V R⊤ = 10kΩ, C⊤ = 3.3nF	-	20	mV
Load Regulation	ΔV_{REF_LOAD}	-	$V_i = 15V$ $R_T = 10k\Omega, C_T = 3.3nF$ $1mA \le I_0 \le 20mA$	-	25	mV
Output Short Circuit Current	lsc	3011	Vi = 15V R⊤ = 10kΩ, C⊤ = 3.3nF	-180	-30	mA
OSCILLATOR SECT	ΓΙΟΝ					
Frequency	fosc	-	V _i = 15V R _T = 10kΩ, C _T = 3.3nF	49	65	kHz
Frequency Change with Voltage	Δfosc/ΔV	-	$\begin{array}{l} 12V \leq V_i \leq 25V \\ R_T = 10k\Omega, \ C_T = 3.3nF \end{array}$	-1	1	%
Discharge Current	Ідіясна	-		7.8	8.8	mA



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method		Min	Max	
ERROR AMP SECT	ION		·			
Input Voltage	V ₂	-		2.45	2.6	V
Input Bias Current	l _b	4001	$ V_i = 15V \\ R_T = 10k\Omega, C_T = 3.3nF \\ V_{FB} = 5V $	-2.75	2.75	μA
Open Loop Voltage Gain	Avol	-	$ V_i = 15V \\ R_T = 10k\Omega, C_T = 3.3nF \\ 2V \le V_O \le 4V $	60	-	dB
Power Supply Rejection Ratio	PSRR	4003	12V ≤ Vi ≤ 25V R⊤ = 10kΩ, C⊤ = 3.3nF	60	-	dB
Output Sink Current	Io_sink	-		2	-	mA
Output Source Current	Io_source	-		-	-500	μA
V _{OUT} High	V _{он}	-	$\label{eq:relation} \begin{array}{l} V_i = 15V \\ R_T = 10k\Omega, \ C_T = 3.3nF \\ V_{\text{PIN2}} = 2.3V \\ R_L = 15k\Omega \ \text{to GROUND} \end{array}$	5	-	V
Vout Low	Vol	-		-	1.1	V
CURRENT SENSE S	SECTION					
Gain	Gv	4004	$V_i = 15V$ $R_T = 10k\Omega, C_T = 3.3nF$ Notes 1, 2	2.85	3.15	V/V
Maximum Input Signal	V ₃	-	$ V_i = 15V \\ R_T = 10k\Omega, C_T = 3.3nF \\ V_{PIN1} = 2.3V \\ Note 1 $	0.9	1.1	V
Supply Voltage Rejection	SVR	-	$\begin{array}{l} 12V \leq V_i \leq 25V \\ R_T = 10k\Omega, \ C_T = 3.3nF \\ Note 1 \end{array}$	60	-	dB
Input Bias Current	I _b	4001	$ V_i = 15V \\ R_T = 10k\Omega, C_T = 3.3nF $	-50	50	μA
Delay to output	d₀	3003	V _i = 15V R _T = 10kΩ, C _T = 3.3nF	-	300	ns



Characteristics	Symbols	MIL-STD-883	Test Conditions	Limits		Units
		Test Method		Min	Max	
OUTPUT SECTION				•	•	•
Output Low Level	V _{OL1}	3007	$\label{eq:Vi} \begin{array}{l} V_i = 15V \\ R_T = 10k\Omega, \ C_T = 3.3nF \\ I_{SINK} = 20mA \end{array}$	-	400	mV
Output Low Level	Vol2	3007	V _i = 15V R _T = 10kΩ, C _T = 3.3nF I _{SINK} = 200mA	-	2.2	V
Output High level	V _{OH1}	3006	$ V_i = 15V \\ R_T = 10k\Omega, C_T = 3.3nF \\ I_{SOURCE} = 20mA $	13	-	V
Output High Level	V _{OH2}	3006	$ V_i = 15V \\ R_T = 10k\Omega, C_T = 3.3nF \\ I_{SOURCE} = 200mA $	12	-	V
UVLO Saturation	Vols	-	$ V_i = 6V \\ R_T = 10k\Omega, C_T = 3.3nF \\ I_{SINK} = 1mA $	-	1.1	V
Rise Time	tr	3004	$\label{eq:Vi} \begin{array}{l} V_i = 15V \\ R_T = 10k\Omega, \ C_T = 3.3nF \\ C_L = 1nF \end{array}$	-	180	ns
Fall Time	t _f	3004	$\label{eq:Vi} \begin{array}{l} V_i = 15V \\ R_T = 10k\Omega, \ C_T = 3.3nF \\ C_L = 1nF \end{array}$	-	180	ns
UNDER-VOLTAGE	LOCKOUT	SECTION		1	1	
Start Threshold	VTH	-	Vi = 15V R⊤ = 10kΩ, C⊤ = 3.3nF	7.8	9.5	V
Min Operating Voltage after Turn-on	Vmin	-	$ V_i = 15V \\ R_T = 10k\Omega, C_T = 3.3nF $	7	8.6	V
Max Duty Cycle	DC _{MAX}	-	V _i = 15V R _T = 10kΩ, C _T = 3.3nF	94	100	%
Min Duty Cycle	DC _{MIN}	-	V _i = 15V R _T = 10kΩ, C _T = 3.3nF	-	0	%
TOTAL STAND-BY	CURRENT	·				
Start-up current	Ist	-	Vi = 6.5V Rτ = 10kΩ, Cτ = 3.3nF	-	500	μA
Operating Supply Current	li	3005		-	17	mA
Zener Voltage	Viz	-		30	-	V



PAGE 21 ISSUE 3

APPENDIX 'A'

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Deviations from Screening Tests - Chart F3	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
Deviations from Qualification and Periodic Tests - Chart F4	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a). Operating Life: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.