



**INTEGRATED CIRCUITS, SILICON MONOLITHIC,
CMOS, GATE ARRAY/EMBEDDED ARRAY**

BASED ON TYPE MH1RT

ESCC Detail Specification No. 9202/076

Issue 7	March 2017
---------	------------



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2017. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.

DOCUMENTATION CHANGE NOTICE

(Refer to <https://escies.org> for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
1054	Specification upissued to incorporate editorial and technical changes per DCR.

TABLE OF CONTENTS

1	GENERAL	6
1.1	SCOPE	6
1.2	APPLICABLE DOCUMENTS	6
1.3	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	6
1.4	THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS	6
1.4.1	The ESCC Component Number	6
1.4.2	Component Type Variants	6
1.4.3	Manufacturer Specific ASIC Identification	11
1.5	MAXIMUM RATINGS	12
1.6	HANDLING PRECAUTIONS	12
1.7	PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION	13
1.7.1	Multilayer Quad Flat Package (MQFP-F196) - 196 Flat Leads	13
1.7.2	Multilayer Quad Flat Package (MQFP-F256) - 256 Flat Leads	14
1.7.3	Multilayer Quad Flat Package (MQFP-T352) - 352 Tied Leads	15
1.7.4	Ceramic Column Grid Array (CCGA-349) - 349 Columns	16
1.7.5	Ceramic Column Grid Array (CCGA-472) - 472 Columns	17
1.7.6	Land Grid Array (LGA-349) - 349 Pads	19
1.7.7	Land Grid Array (LGA-472) - 472 Pads	20
1.8	FUNCTIONAL DIAGRAM	21
1.9	PIN ASSIGNMENT	21
1.10	INSTRUCTION SET AND TIMING DIAGRAMS	21
1.11	PROTECTION NETWORK	22
2	REQUIREMENTS	22
2.1	GENERAL	22
2.1.1	Deviations from the Generic Specification	22
2.1.1.1	Deviations from Screening Tests	22
2.2	MARKING	23
2.3	ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES	23
2.3.1	Room Temperature Electrical Measurements	23
2.3.1.1	Room Temperature Electrical Measurements for Components Specified at Single Supply Voltage $V_{DD} = 2.5V$	23
2.3.1.2	Room Temperature Electrical Measurements for Components Specified at Single Supply Voltage $V_{DD} = 3V$	25
2.3.1.3	Room Temperature Electrical Measurements for Components Specified at Single Supply Voltage $V_{DD} = 3.3V$	27



2.3.1.4	Room Temperature Electrical Measurements for Components Specified for Bi-voltage Operation at $V_{DD} = 2.5V, 3V$ or $3.3V$ and $V_{CC} = 5V$.	29
2.3.2	Notes to Electrical Measurements Tables	31
2.3.3	High and Low Temperatures Electrical Measurements	32
2.4	PARAMETER DRIFT VALUES	32
2.5	INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS	33
2.6	POWER BURN-IN CONDITIONS	33
2.7	OPERATING LIFE CONDITIONS	33
2.8	TOTAL DOSE RADIATION TESTING	33
2.8.1	Bias Conditions and Total Dose Level for Total Dose Radiation Testing	33
2.8.2	Electrical Measurements for Total Dose Radiation Testing	33

1 GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. [9000](#).
- (b) [MIL-STD-883](#), Test Methods and Procedures for Microelectronics.

1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. [21300](#) shall apply.

1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

1.4.1 The ESCC Component Number

The ESCC Component number shall be constituted as follows:

Examples:

920207601RXYZ
9202076100RXYZ

- Detail Specification Reference: 9202076
- Component Type Variant Number, if comprised of two digits: 01 (as required)
Component Type Variant Number, if comprised of three digits: 100 (as required)
- Total Dose Radiation Level Letter: R (as required)
- Manufacturer Specific ASIC Identification: XYZ (as applicable) where:
XYZ : Individual 3 character code allocated by the Manufacturer to a specific ASIC design.

1.4.2 Component Type Variants

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Circuit Function	Supply Voltage	Case	Terminal Material and Finish	Weight max g	Total Dose Radiation Level Letter (Note 7)	Notes
01	TH1099ER	988000 sites	Single Supply (3V)	MQFP-T352	D2 (Note 5)	27	R [100kRAD(Si)]	1, 3
02	TH1099ER	988000 sites	Single Supply (3V)	MQFP-F256	D2 (Note 5)	14	R [100kRAD(Si)]	1, 3
03	TH1099ER	988000 sites	Single Supply (3V)	MQFP-F196	D2 (Note 5)	10	R [100kRAD(Si)]	1, 3

Variant Number	Based on Type	Circuit Function	Supply Voltage	Case	Terminal Material and Finish	Weight max g	Total Dose Radiation Level Letter (Note 7)	Notes
05	TH1156ER	1558000 sites	Single Supply (3V)	MQFP-T352	D2 (Note 5)	27	R [100kRAD(Si)]	1, 3
06	TH1156ER	1558000 sites	Single Supply (3V)	MQFP-F256	D2 (Note 5)	14	R [100kRAD(Si)]	1, 3
09	TH1242ER	2422000 sites	Single Supply (3V)	MQFP-T352	D2 (Note 5)	27	R [100kRAD(Si)]	1, 3
10	TH1242ER	2422000 sites	Single Supply (3V)	MQFP-F256	D2 (Note 5)	14	R [100kRAD(Si)]	1, 3
14	TH1099ES	988000 sites	Bi-voltage Supply (3V/5V)	MQFP-T352	D2 (Note 5)	27	R [100kRAD(Si)]	2, 3
15	TH1099ES	988000 sites	Bi-voltage Supply (3V/5V)	MQFP-F256	D2 (Note 5)	14	R [100kRAD(Si)]	2, 3
16	TH1099ES	988000 sites	Bi-voltage Supply (3V/5V)	MQFP-F196	D2 (Note 5)	10	R [100kRAD(Si)]	2, 3
18	TH1156ES	1558000 sites	Bi-voltage Supply (3V/5V)	MQFP-T352	D2 (Note 5)	27	R [100kRAD(Si)]	2, 3
19	TH1156ES	1558000 sites	Bi-voltage Supply (3V/5V)	MQFP-F256	D2 (Note 5)	14	R [100kRAD(Si)]	2, 3
22	TH1242ES	2422000 sites	Bi-voltage Supply (3V/5V)	MQFP-T352	D2 (Note 5)	27	R [100kRAD(Si)]	2, 3
23	TH1242ES	2422000 sites	Bi-voltage Supply (3V/5V)	MQFP-F256	D2 (Note 5)	14	R [100kRAD(Si)]	2, 3
27	TH1M099ER	988000 sites composite	Single Supply (3V)	MQFP-T352	D2 (Note 5)	27	R [100kRAD(Si)]	1, 4
28	TH1M099ER	988000 sites composite	Single Supply (3V)	MQFP-F256	D2 (Note 5)	14	R [100kRAD(Si)]	1, 4
29	TH1M099ER	988000 sites composite	Single Supply (3V)	MQFP-F196	D2 (Note 5)	10	R [100kRAD(Si)]	1, 4
31	TH1M156ER	1558000 sites composite	Single Supply (3V)	MQFP-T352	D2 (Note 5)	27	R [100kRAD(Si)]	1, 4
32	TH1M156ER	1558000 sites composite	Single Supply (3V)	MQFP-F256	D2 (Note 5)	14	R [100kRAD(Si)]	1, 4
35	TH1M242ER	2422000 sites composite	Single Supply (3V)	MQFP-T352	D2 (Note 5)	27	R [100kRAD(Si)]	1, 4
36	TH1M242ER	2422000 sites composite	Single Supply (3V)	MQFP-F256	D2 (Note 5)	14	R [100kRAD(Si)]	1, 4

Variant Number	Based on Type	Circuit Function	Supply Voltage	Case	Terminal Material and Finish	Weight max g	Total Dose Radiation Level Letter (Note 7)	Notes
40	TH1M099ES	988000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-T352	D2 (Note 5)	27	R [100kRAD(Si)]	2, 4
41	TH1M099ES	988000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-F256	D2 (Note 5)	14	R [100kRAD(Si)]	2, 4
42	TH1M099ES	988000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-F196	D2 (Note 5)	10	R [100kRAD(Si)]	2, 4
44	TH1M156ES	1558000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-T352	D2 (Note 5)	27	R [100kRAD(Si)]	2, 4
45	TH1M156ES	1558000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-F256	D2 (Note 5)	14	R [100kRAD(Si)]	2, 4
48	TH1M242ES	2422000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-T352	D2 (Note 5)	27	R [100kRAD(Si)]	2, 4
49	TH1M242ES	2422000 sites composite	Bi-voltage Supply (3V/5V)	MQFP-F256	D2 (Note 5)	14	R [100kRAD(Si)]	2, 4
53	TH1099ER	988000 sites	Single Supply (3V)	LGA-349	(Note 6)	7	R [100kRAD(Si)]	1, 3
54	TH1156ER	1558000 sites	Single Supply (3V)	LGA-472	(Note 6)	9	R [100kRAD(Si)]	1, 3
55	TH1156ER	1558000 sites	Single Supply (3V)	LGA-349	(Note 6)	7	R [100kRAD(Si)]	1, 3
56	TH1242ER	2422000 sites	Single Supply (3V)	LGA-472	(Note 6)	9	R [100kRAD(Si)]	1, 3
57	TH1242ER	2422000 sites	Single Supply (3V)	LGA-349	(Note 6)	7	R [100kRAD(Si)]	1, 3
58	TH1332ER	3319000 sites	Single Supply (3V)	LGA-472	(Note 6)	9	R [100kRAD(Si)]	1, 3
59	TH1099ES	988000 sites	Bi-voltage Supply (3V/5V)	LGA-349	(Note 6)	7	R [100kRAD(Si)]	2, 3
60	TH1156ES	1558000 sites	Bi-voltage Supply (3V/5V)	LGA-472	(Note 6)	9	R [100kRAD(Si)]	2, 3

Variant Number	Based on Type	Circuit Function	Supply Voltage	Case	Terminal Material and Finish	Weight max g	Total Dose Radiation Level Letter (Note 7)	Notes
61	TH1156ES	1558000 sites	Bi-voltage Supply (3V/5V)	LGA-349	(Note 6)	7	R [100kRAD(Si)]	2, 3
62	TH1242ES	2422000 sites	Bi-voltage Supply (3V/5V)	LGA-472	(Note 6)	9	R [100kRAD(Si)]	2, 3
63	TH1242ES	2422000 sites	Bi-voltage Supply (3V/5V)	LGA-349	(Note 6)	7	R [100kRAD(Si)]	2, 3
64	TH1332ES	3319000 sites	Bi-voltage Supply (3V/5V)	LGA-472	(Note 6)	9	R [100kRAD(Si)]	2, 3
65	TH1M099ER	988000 sites composite	Single Supply (3V)	LGA-349	(Note 6)	7	R [100kRAD(Si)]	1, 4
66	TH1M156ER	1558000 sites composite	Single Supply (3V)	LGA-472	(Note 6)	9	R [100kRAD(Si)]	1, 4
67	TH1M156ER	1558000 sites composite	Single Supply (3V)	LGA-349	(Note 6)	7	R [100kRAD(Si)]	1, 4
68	TH1M242ER	2422000 sites composite	Single Supply (3V)	LGA-472	(Note 6)	9	R [100kRAD(Si)]	1, 4
69	TH1M242ER	2422000 sites composite	Single Supply (3V)	LGA-349	(Note 6)	7	R [100kRAD(Si)]	1, 4
70	TH1M332ER	3319000 sites composite	Single Supply (3V)	LGA-472	(Note 6)	9	R [100kRAD(Si)]	1, 4
71	TH1M099ES	988000 sites composite	Bi-voltage Supply (3V/5V)	LGA-349	(Note 6)	7	R [100kRAD(Si)]	2, 4
72	TH1M156ES	1558000 sites composite	Bi-voltage Supply (3V/5V)	LGA-472	(Note 6)	9	R [100kRAD(Si)]	2, 4
73	TH1M156ES	1558000 sites composite	Bi-voltage Supply (3V/5V)	LGA-349	(Note 6)	7	R [100kRAD(Si)]	2, 4
74	TH1M242ES	2422000 sites composite	Bi-voltage Supply (3V/5V)	LGA-472	(Note 6)	9	R [100kRAD(Si)]	2, 4
75	TH1M242ES	2422000 sites composite	Bi-voltage Supply (3V/5V)	LGA-349	(Note 6)	7	R [100kRAD(Si)]	2, 4

Variant Number	Based on Type	Circuit Function	Supply Voltage	Case	Terminal Material and Finish	Weight max g	Total Dose Radiation Level Letter (Note 7)	Notes
76	TH1M332ES	3319000 sites composite	Bi-voltage Supply (3V/5V)	LGA-472	(Note 6)	9	R [100kRad(Si)]	2, 4
77	TH1099ER	988000 sites	Single supply (3V)	CCGA-349	R (note 5)	8	R [100kRad(Si)]	1,3
78	TH1156ER	1558000 sites	Single supply (3V)	CCGA-472	R (note 5)	10	R [100kRad(Si)]	1,3
79	TH1156ER	1558000 sites	Single supply (3V)	CCGA-349	R (note 5)	8	R [100kRad(Si)]	1,3
80	TH11242ER	2422000 sites	Single supply (3V)	CCGA-472	R (note 5)	10	R [100kRad(Si)]	1,3
81	TH11242ER	2422000 sites	Single supply (3V)	CCGA-349	R (note 5)	8	R [100kRad(Si)]	1,3
82	TH11332ER	3319000 sites	Single supply (3V)	CCGA-472	R (note 5)	10	R [100kRad(Si)]	1,3
83	TH1099ES	988000 sites	Bi-voltage supply (3/5V)	CCGA-349	R (note 5)	8	R [100kRad(Si)]	2,3
84	TH1156ES	1558000 sites	Bi-voltage supply (3/5V)	CCGA-472	R (note 5)	10	R [100kRad(Si)]	2,3
85	TH1156ES	1558000 sites	Bi-voltage supply (3/5V)	CCGA-349	R (note 5)	8	R [100kRad(Si)]	2,3
86	TH11242ES	2422000 sites	Bi-voltage supply (3/5V)	CCGA-472	R (note 5)	10	R [100kRad(Si)]	2,3
87	TH11242ES	2422000 sites	Bi-voltage supply (3/5V)	CCGA-349	R (note 5)	8	R [100kRad(Si)]	2,3
88	TH11332ES	3319000 sites	Bi-voltage supply (3/5V)	CCGA-472	R (note 5)	10	R [100kRad(Si)]	2,3
89	TH1M099ER	988000 sites composite	Single supply (3V)	CCGA-349	R (note 5)	8	R [100kRad(Si)]	1,4
90	TH1M156ER	1558000 sites composite	Single supply (3V)	CCGA-472	R (note 5)	10	R [100kRad(Si)]	1,4
91	TH1M156ER	1558000 sites composite	Single supply (3V)	CCGA-349	R (note 5)	8	R [100kRad(Si)]	1,4
92	TH1M1242ER	2422000 sites composite	Single supply (3V)	CCGA-472	R (note 5)	10	R [100kRad(Si)]	1,4
93	TH1M1242ER	2422000 sites composite	Single supply (3V)	CCGA-349	R (note 5)	8	R [100kRad(Si)]	1,4
94	TH1M1332ER	3319000 sites composite	Single supply (3V)	CCGA-472	R (note 5)	10	R [100kRad(Si)]	1,4
95	TH1M099ES	988000 sites composite	Bi-voltage supply (3/5V)	CCGA-349	R (note 5)	8	R [100kRad(Si)]	2,4
96	TH1M156ES	1558000 sites composite	Bi-voltage supply (3/5V)	CCGA-472	R (note 5)	10	R [100kRad(Si)]	2,4

Variant Number	Based on Type	Circuit Function	Supply Voltage	Case	Terminal Material and Finish	Weight max g	Total Dose Radiation Level Letter (Note 7)	Notes
97	TH1M156ES	1558000 sites composite	Bi-voltage supply (3/5V)	CCGA-349	R (note 5)	8	R [100kRad(Si)]	2,4
98	TH1M1242ES	2422000 sites composite	Bi-voltage supply (3/5V)	CCGA-472	R (note 5)	10	R [100kRad(Si)]	2,4
99	TH1M1242ES	2422000 sites composite	Bi-voltage supply (3/5V)	CCGA-349	R (note 5)	8	R [100kRad(Si)]	2,4
100	TH1M1332ES	3319000 sites composite	Bi-voltage supply (3/5V)	CCGA-472	R (note 5)	10	R [100kRad(Si)]	2,4

NOTES:

1. The component is specified for operation at a nominal single supply voltage $V_{DD} = 2.5V, 3V$ or $3.3V$.
2. The component is specified for bi-voltage operation at $V_{DD} = 2.5V, 3V$ or $3.3V$ and inputs and/or outputs tolerant or compliant to $V_{CC} = 5V$.
3. The ASIC design will be customised at metal levels.
4. The ASIC design will be customised at base wafer and metal levels.
5. The terminal material and finish shall be in accordance with the requirements of ESCC Basic Specification No. [23500](#).
6. The terminal material shall be tungsten and the finish shall be $0.03\mu m$ to $0.1\mu m$ gold plating over $3.2\mu m$ minimum nickel underplating.
7. The total dose radiation level letter shall be as defined in ESCC Basic Specification No. [22900](#). If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.

1.4.3 Manufacturer Specific ASIC Identification

An ASIC Sheet shall be produced by the Manufacturer, after negotiation with the Orderer, that, as a minimum, specifies all the requirements unique to the specific ASIC design that are identified herein as being specified in the ASIC Sheet. The ASIC Sheet shall be held under configuration control by the Manufacturer. For identification and traceability purposes the Manufacturer shall allocate a unique Manufacturer Specific ASIC Identification to the ASIC Sheet and the specific ASIC design as specified in The ESCC Component Number herein.

1.5 **MAXIMUM RATINGS**

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	V _{DD} V _{CC}	-0.5 to 4 -0.5 to 6	V	Note 1
Input Voltage 2.5V, 3V, 3.3V Range 5V Compliant 5V Tolerant	V _{IN}	-0.5 to V _{DD} +0.5 -0.5 to V _{CC} +0.5 -0.5V ≤ V _{CC} ≤ 6	V	Note 1, 2
Input Current	I _{IN}	±60	mA	Each Input pin
Device Power Dissipation (Continuous)	P _D	See ASIC Sheet	W	
Supply Current	I _{DDop}	See ASIC Sheet	mA	
Minimum Guaranteed Operating Temperature Range	T _{op}	-55 to +125	°C	T _{amb} , Note 4
Storage Temperature Range	T _{stg}	-65 to +150	°C	
Junction Temperature	T _j	+175	°C	
Thermal Resistance, Junction to case	R _{th(j-c)}	See ASIC Sheet	°C/W	
Soldering Temperature	T _{sol}	+300	°C	Note 3

NOTES:

1. With reference to V_{SS} = 0V.
2. Applicable to all inputs. Input current limited to I_{IC} = ±10mA.
3. Duration 10 seconds maximum at a distance of not less than 1.6mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.
4. For an individual ASIC design see ASIC Sheet for the actual maximum operating temperature range.


1.6 **HANDLING PRECAUTIONS**

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 3 per ESCC Basic Specification No. 23800 with a Minimum Critical Path Failure Voltage of 4000 Volts.

1.7 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION

1.7.1 Multilayer Quad Flat Package (MQFP-F196) - 196 Flat Leads




Symbols	Dimensions mm		Notes
	Min	Max	
A	2.13	2.65	
A1	1.83	2.24	
A2	0.202	0.204	
c	0.102	0.203	1
D/E	46.73	47.94	
D1/E1	34.03	34.54	
e	0.635 BSC		1
f	0.15	0.25	1
L	6.35	6.7	1
N1/N2	49		Each side

NOTES:

1. Applies to all leads.
2. Terminal identification is specified by reference to the index corner as shown.

1.7.2 Multilayer Quad Flat Package (MQFP-F256) - 256 Flat Leads




Symbols	Dimensions mm		Notes
	Min	Max	
A	2.06	2.56	
A1	0.05	0.36	
c	0.1	0.2	1
D/E	53.23	55.74	
D1/E1	36.83	37.34	
e	0.508 BSC		1
f	0.15	0.25	1
L	8.2	9.2	1
N1/N2	31.9	32.11	3

NOTES:

1. Applies to all leads.
2. Terminal identification is specified by reference to the index corner as shown.
3. Each side (64 leads per side); this dimension is derived from 63 x dimension e.

1.7.3 Multilayer Quad Flat Package (MQFP-T352) - 352 Tied Leads




Symbols	Dimensions mm		Notes
	Min	Max	
A1	2.35	3.15	
A2	0.05	0.35	
b	0.19	0.25	1
c	0.11	0.2	1
D1/E1	47.52	48.48	
e	0.50 BSC		1
F	4.5	5.5	

Symbols	Dimensions mm		Notes
	Min	Max	
G	2.5	2.6	
J	0.75	1.05	
K	-	0.5	1
L	74.85	76.4	
L1	74.6	75.4	
m	2.5	2.65	
N1/N2	88		Each side

NOTES:

1. Applies to all leads.
2. Terminal identification is specified by reference to the index corner as shown.

1.7.4 Ceramic Column Grid Array (CCGA-349) - 349 Columns




Symbols	Dimensions mm		Notes
	Min	Max	
A1	2.01	2.41	
A2	2.27	2.77	
A3	0.416	0.468	
Øb	0.28	0.48	3

Symbols	Dimensions mm		Notes
	Min	Max	
\varnothing_c	0.81	0.91	3
D/E	24.85	25.15	
D1/E1	22.86 BSC		
e	1.27 BSC		3

NOTES:

1. Index corner. Terminal identification is specified by reference to the index corner as shown.
2. A terminal identification mark shall be located at the index corner as shown.
3. Applies to all columns.

1.7.5 Ceramic Column Grid Array (CCGA-472) - 472 Columns



Symbols	Dimensions mm		Notes
	Min	Max	
A1	2.11	2.31	
A2	2.27	2.77	
A3	0.41	0.47	
\varnothing_b	0.375	0.385	3
\varnothing_c	0.81	0.91	3

Symbols	Dimensions mm		Notes
	Min	Max	
D/E	28.85	29.15	
D1/E1	26.67 BSC		
e	1.27 BSC		3



NOTES:

1. Index corner. Terminal identification is specified by reference to the index corner as shown.
2. A terminal identification mark shall be located at the index corner as shown.
3. Applies to all columns.

1.7.6 Land Grid Array (LGA-349) - 349 Pads

BOTTOM VIEW

TOP VIEW




Symbols	Dimensions mm		Notes
	Min	Max	
A	-	3.24	
A1	2.27	2.77	
$\varnothing b$	0.81	0.91	3
D/E	24.85	25.15	

Symbols	Dimensions mm		Notes
	Min	Max	
D1/E1	22.86 BSC		
e	1.27 BSC		3

NOTES:

1. Index corner. Terminal identification is specified by reference to the index corner as shown.
2. A terminal identification mark shall be located at the index corner as shown.
3. Applies to all pads.

1.7.7 Land Grid Array (LGA-472) - 472 Pads



Symbols	Dimensions mm		Notes
	Min	Max	
A	-	3.24	
A1	2.27	2.77	
Øb	0.81	0.91	3
D/E	28.85	29.15	
D1/E1	26.67 BSC		
e	1.27 BSC		3

NOTES:

1. Index corner. Terminal identification is specified by reference to the index corner as shown.
2. A terminal identification mark shall be located at the index corner as shown.
3. Applies to all pads.

1.8 FUNCTIONAL DIAGRAM

See ASIC Sheet.

NOTES:

1. For all packages the lid is internally connected to the ground terminal as specified in the ASIC Sheet.


1.9 PIN ASSIGNMENT

See ASIC Sheet.

1.10 INSTRUCTION SET AND TIMING DIAGRAMS

See ASIC Sheet.

1.11 PROTECTION NETWORK



2 REQUIREMENTS

2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

2.1.1 Deviations from the Generic Specification

2.1.1.1 *Deviations from Screening Tests*

High Temperature Reverse Bias Burn-in shall not be performed.

2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

As a minimum the information to be marked on the component shall be:

- (a) The ESCC qualified components symbol (for ESCC qualified components only).
- (b) The ESCC Component Number.
- (c) Traceability information.

The complete marking shall be as specified in the ASIC Sheet.

2.3 ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES

Electrical measurements shall be performed at room, high and low temperatures. Consolidated notes are given after the tables.

2.3.1 Room Temperature Electrical Measurements

The measurements shall be performed at $T_{amb} = +22 \pm 3 \text{ }^\circ\text{C}$.

2.3.1.1 *Room Temperature Electrical Measurements for Components Specified at Single Supply Voltage $V_{DD} = 2.5V$*

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1 ($V_{DD} = 2.5 \pm 0.2V$)	Limits		Units
				Min	Max	
Functional Test 1	-	3014	See ASIC Sheet $V_{DD} = 2.3V$	-	-	-
Functional Test 2	-	3014	See ASIC Sheet $V_{DD} = 2.5V$	-	-	-
Functional Test 3	-	3014	See ASIC Sheet $V_{DD} = 2.7V$	-	-	-
Supply Current, Stand-by	I_{DDSB}	3005	See ASIC Sheet			mA
Supply Current, Operating	I_{DDOP}	3005	See ASIC Sheet			mA
Low Level Input Current	I_{IL}	3009	$V_{IN} = V_{SS}$, CMOS Buffers	-	-1	μA
Low Level Input Current, Pull-up Resistor PRU1	I_{ILPU}	3009	$V_{IN} = V_{SS}$, CMOS Buffers Note 2	70	230	μA
Low Level Input Current, Pull-down Resistor PRD1	I_{ILPD}	3009	$V_{IN} = V_{SS}$, CMOS Buffers Note 2	-	± 5	μA
High Level Input Current	I_{IH}	3010	$V_{IN} = V_{DD}$, CMOS Buffers	-	1	μA

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1 ($V_{DD} = 2.5 \pm 0.2V$)	Limits		Units
				Min	Max	
High Level Input Current, Pull-up Resistor PRU1	I_{IHPU}	3010	$V_{IN} = V_{DD}$, CMOS Buffers Note 2	-	± 5	μA
High Level Input Current, Pull-down Resistor PRD1	I_{IHPD}	3010	$V_{IN} = V_{DD}$, CMOS Buffers Note 2	70	540	μA
Low Level Input Voltage	V_{IL}	-	CMOS Buffers $V_{DD} = 2.3V$	-	690	mV
High Level Input Voltage	V_{IH}	-	CMOS Buffers $V_{DD} = 2.7V$	1.89	-	V
Positive Trigger Threshold Voltage	V_{TP}	-	Note 5	1.06	1.61	V
Negative Trigger Threshold Voltage	V_{TN}	-	Note 5	0.78	1.25	V
Hysteresis Voltage	V_H	-	Note 5	250	-	mV
Output Leakage Current Third State, Low Level Applied	I_{OZL}	3020	$V_{OUT} = 0V$, All Buffers $V_{DD} = 2.7V$	-	-1	μA
Output Leakage Current Third State, High Level Applied	I_{OZH}	3021	$V_{OUT} = 0V$, All Buffers $V_{DD} = 2.7V$	-	1	μA
Input Current, Cold Sparing	I_{ICS}	-	$V_{IN} = 0V$ to 2.7V, PICZ Buffers $V_{DD} = V_{SS} = 0V$	-	± 2	μA
Output Current, Cold Sparing	I_{OCS}	-	$V_{OUT} = 0V$ to 2.7V, PO11Z Buffers $V_{DD} = V_{SS} = 0V$	-	± 2	μA
Low Level Output Voltage	V_{OL}	3007	$V_{DD} = 2.3V$, $I_{OL} = 800\mu A$ PO11 Buffers Note 3	-	400	mV
High Level Output Voltage	V_{OH}	3006	$V_{DD} = 2.3V$, $I_{OH} = -600\mu A$ PO11 Buffers Note 4	2	-	V
Output Short Circuit Current, to V_{DD}	I_{OSN}	-	PO11 output at High Level shorted to V_{DD} Note 5	-	15	mA

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1 ($V_{DD} = 2.5 \pm 0.2V$)	Limits		Units
				Min	Max	
Output Short Circuit Current, to V_{SS}	I_{OSP}	-	PO11 output at High Level shorted to V_{SS} Note 5	-	8	mA
Input Capacitance	C_{IN}	3012	Note 5	-	2.4	pF
Output Capacitance	C_{OUT}	3012	Note 5	-	5.6	pF
Input/Output Capacitance	$C_{I/O}$	3012	Note 5	-	6.6	pF
Timings	-	3003	See ASIC Sheet			ns

2.3.1.2 Room Temperature Electrical Measurements for Components Specified at Single Supply Voltage $V_{DD} = 3V$

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1 ($V_{DD} = 3 \pm 0.3V$)	Limits		Units
				Min	Max	
Functional Test 1	-	3014	See ASIC Sheet $V_{DD} = 2.7V$	-	-	-
Functional Test 2	-	3014	See ASIC Sheet $V_{DD} = 3V$	-	-	-
Functional Test 3	-	3014	See ASIC Sheet $V_{DD} = 3.3V$	-	-	-
Supply Current, Stand-by	I_{DDB}	3005	See ASIC Sheet			mA
Supply Current, Operating	I_{DDOP}	3005	See ASIC Sheet			mA
Low Level Input Current	I_{IL}	3009	$V_{IN} = V_{SS}$, CMOS Buffers	-	-1	μA
Low Level Input Current, Pull-up Resistor PRU1	I_{ILPU}	3009	$V_{IN} = V_{SS}$, CMOS Buffers Note 2	108	330	μA
Low Level Input Current, Pull-down Resistor PRD1	I_{ILPD}	3009	$V_{IN} = V_{SS}$, CMOS Buffers Note 2	-	± 5	μA
High Level Input Current	I_{IH}	3010	$V_{IN} = V_{DD}$, CMOS Buffers	-	1	μA
High Level Input Current, Pull-up Resistor PRU1	I_{IHPU}	3010	$V_{IN} = V_{DD}$, CMOS Buffers Note 2	-	± 5	μA

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1 ($V_{DD} = 3 \pm 0.3V$)	Limits		Units
				Min	Max	
High Level Input Current, Pull-down Resistor PRD1	I_{IHPD}	3010	$V_{IN} = V_{DD}$, CMOS Buffers Note 2	108	825	μA
Low Level Input Voltage	V_{IL}	-	CMOS Buffers $V_{DD} = 2.7V$	-	800	mV
High Level Input Voltage	V_{IH}	-	CMOS Buffers $V_{DD} = 3.3V$	2	-	V
Positive Trigger Threshold Voltage	V_{TP}	-	Note 5	1.25	1.93	V
Negative Trigger Threshold Voltage	V_{TN}	-	Note 5	0.9	1.42	V
Hysteresis Voltage	V_H	-	Note 5	310	-	mV
Output Leakage Current Third State, Low Level Applied	I_{OZL}	3020	$V_{OUT} = 0V$, All Buffers $V_{DD} = 3.3V$	-	-1	μA
Output Leakage Current Third State, High Level Applied	I_{OZH}	3021	$V_{OUT} = 0V$, All Buffers $V_{DD} = 3.3V$	-	1	μA
Input Current, Cold Sparing	I_{ICS}	-	$V_{IN} = 0V$ to 3.3V, PICZ Buffers $V_{DD} = V_{SS} = 0V$	-	± 2	μA
Output Current, Cold Sparing	I_{OCS}	-	$V_{OUT} = 0V$ to 3.3V, PO11X Buffers $V_{DD} = V_{SS} = 0V$	-	± 2	μA
Low Level Output Voltage	V_{OL}	3007	$V_{DD} = 2.7V$, $I_{OL} = 1mA$ PO11 Buffers Note 3	-	400	mV
High Level Output Voltage	V_{OH}	3006	$V_{DD} = 2.7V$, $I_{OH} = -800\mu A$ PO11 Buffers Note 4	2.4	-	V
Output Short Circuit Current, to V_{DD}	I_{OSN}	-	PO11 output at High Level shorted to V_{DD} Note 5	-	21	mA
Output Short Circuit Current, to V_{SS}	I_{OSP}	-	PO11 output at High Level shorted to V_{SS} Note 5	-	12	mA

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1 ($V_{DD} = 3 \pm 0.3V$)	Limits		Units
				Min	Max	
Input Capacitance	C_{IN}	3012	Note 5	-	2.4	pF
Output Capacitance	C_{OUT}	3012	Note 5	-	5.6	pF
Input/Output Capacitance	$C_{I/O}$	3012	Note 5	-	6.6	pF
Timings	-	3003	See ASIC Sheet			ns

2.3.1.3 Room Temperature Electrical Measurements for Components Specified at Single Supply Voltage $V_{DD} = 3.3V$

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1 ($V_{DD} = 3.3 \pm 0.3V$)	Limits		Units
				Min	Max	
Functional Test 1	-	3014	See ASIC Sheet $V_{DD} = 3V$	-	-	-
Functional Test 2	-	3014	See ASIC Sheet $V_{DD} = 3.3V$	-	-	-
Functional Test 3	-	3014	See ASIC Sheet $V_{DD} = 3.6V$	-	-	-
Supply Current, Stand-by	I_{DDSB}	3005	See ASIC Sheet			mA
Supply Current, Operating	I_{DDOP}	3005	See ASIC Sheet			mA
Low Level Input Current	I_{IL}	3009	$V_{IN} = V_{SS}$, CMOS Buffers	-	-1	μA
Low Level Input Current, Pull-up Resistor PRU1	I_{ILPU}	3009	$V_{IN} = V_{SS}$, CMOS Buffers Note 2	120	400	μA
Low Level Input Current, Pull-down Resistor PRD1	I_{ILPD}	3009	$V_{IN} = V_{SS}$, CMOS Buffers Note 2	-	± 5	μA
High Level Input Current	I_{IH}	3010	$V_{IN} = V_{DD}$, CMOS Buffers	-	1	μA
High Level Input Current, Pull-up Resistor PRU1	I_{IHPU}	3010	$V_{IN} = V_{DD}$, CMOS Buffers Note 2	-	± 5	μA
High Level Input Current, Pull-down Resistor PRD1	I_{IHPD}	3010	$V_{IN} = V_{DD}$, CMOS Buffers Note 2	150	900	μA

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1 ($V_{DD} = 3.3 \pm 0.3V$)	Limits		Units
				Min	Max	
Low Level Input Voltage	V_{IL}	-	CMOS Buffers $V_{DD} = 3V$	-	800	mV
High Level Input Voltage	V_{IH}	-	CMOS Buffers $V_{DD} = 3.6V$	2	-	V
Positive Trigger Threshold Voltage	V_{TP}	-	Note 5	1.4	2.08	V
Negative Trigger Threshold Voltage	V_{TN}	-	Note 5	0.99	1.51	V
Hysteresis Voltage	V_H	-	Note 5	370	-	mV
Output Leakage Current Third State, Low Level Applied	I_{OZL}	3020	$V_{OUT} = 0V$, All Buffers $V_{DD} = 3.6V$	-	-1	μA
Output Leakage Current Third State, High Level Applied	I_{OZH}	3021	$V_{OUT} = 0V$, All Buffers $V_{DD} = 3.6V$	-	1	μA
Input Current, Cold Sparing	I_{ICS}	-	$V_{IN} = 0V$ to 3.6V, PICZ Buffers $V_{DD} = V_{SS} = 0V$	-	± 2	μA
Output Current, Cold Sparing	I_{OCS}	-	$V_{OUT} = 0V$ to 3.6V, PO11Z Buffers $V_{DD} = V_{SS} = 0V$	-	± 2	μA
Low Level Output Voltage	V_{OL}	3007	$V_{DD} = 3V$ $I_{OL} = 2mA$ PO11 Buffers Note 3	-	400	mV
High Level Output Voltage	V_{OH}	3006	$V_{DD} = 3V$ $I_{OL} = -1.8mA$ PO11 Buffers Note 4	2.4	-	V
Output Short Circuit Current, to V_{DD}	I_{OSN}	-	PO11 output at High Level shorted to V_{DD} Note 5	-	23	mA
Output Short Circuit Current, to V_{SS}	I_{OSP}	-	PO11 output at High Level shorted to V_{SS} Note 5	-	13	mA
Input Capacitance	C_{IN}	3012	Note 5	-	2.4	pF

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1 ($V_{DD} = 3.3 \pm 0.3V$)	Limits		Units
				Min	Max	
Output Capacitance	C_{OUT}	3012	Note 5	-	5.6	pF
Input/Output Capacitance	$C_{I/O}$	3012	Note 5	-	6.6	pF
Timings	-	3003	See ASIC Sheet			ns

2.3.1.4 Room Temperature Electrical Measurements for Components Specified for Bi-voltage Operation at $V_{DD} = 2.5V, 3V$ or $3.3V$ and $V_{CC} = 5V$.

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1 [$V_{DD} = 2.5 \pm 0.2V, 3 \pm 0.3V, 3.3 \pm 0.3V$ (Note 6) $V_{CC} = 5 \pm 0.5V$ (Note 7)]	Limits		Units
				Min	Max	
Functional Test 1	-	3014	See ASIC Sheet $V_{CC} = 4.5V, V_{DD} = 3V$	-	-	-
Functional Test 2	-	3014	See ASIC Sheet $V_{CC} = 5V, V_{DD} = 3.3V$	-	-	-
Functional Test 3	-	3014	See ASIC Sheet $V_{CC} = 5.5V, V_{DD} = 3.6V$	-	-	-
Supply Current, Stand-by	I_{DDSB}	3005	See ASIC Sheet			mA
Supply Current, Operating	I_{DDOP}	3005	See ASIC Sheet			mA
Low Level Input Current	I_{IL}	3009	$V_{IN} = V_{SS}$, CMOS Buffers	-	-1	μA
Low Level Input Current, Pull-up Resistor PRU1	I_{ILPU}	3009	$V_{IN} = V_{SS}$, CMOS Buffers Note 2	180	690	μA
Low Level Input Current, Pull-down Resistor PRD1	I_{ILPD}	3009	$V_{IN} = V_{SS}$, CMOS Buffers Note 2	-	± 5	μA
High Level Input Current	I_{IH}	3010	$V_{IN} = V_{DD}$, CMOS Buffers	-	1	μA
High Level Input Current, Pull-up Resistor PRU1	I_{IHPU}	3010	$V_{IN} = V_{DD}$, CMOS Buffers Note 2	-	± 5	μA

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1 [$V_{DD} = 2.5 \pm 0.2V, 3 \pm 0.3V, 3.3 \pm 0.3V$ (Note 6) $V_{CC} = 5 \pm 0.5V$ (Note 7)]	Limits		Units
				Min	Max	
High Level Input Current, Pull-down Resistor PRD1	I_{IHPD}	3010	$V_{IN} = V_{DD}$, CMOS Buffers Note 2	30	400	μA
Low Level Input Voltage	V_{IL}	-	PICV, PICV5 Buffers $V_{DD} = V_{DDmin}$	-	800	mV
High Level Input Voltage	V_{IH}	-	PICV, PICV5 Buffers $V_{DD} = V_{DDmax}$	2	-	V
Positive Trigger Threshold Voltage	V_{TP}	-	Note 5	1.4	2.08	V
Negative Trigger Threshold Voltage	V_{TN}	-	Note 5	0.99	1.51	V
Hysteresis Voltage	V_H	-	Note 5	370	-	mV
Output Leakage Current Third State, Low Level Applied	I_{OZL}	3020	$V_{OUT} = 0V$, All Buffers $V_{DD} = 3.6V$	-	-1	μA
Output Leakage Current Third State, High Level Applied	I_{OZH}	3021	$V_{OUT} = 0V$, All Buffers $V_{DD} = 3.6V$	-	1	μA
Input Current, Cold Sparing	I_{ICS}	-	$V_{IN} = 0V$ to 3.6V, PICZ Buffers $V_{DD} = V_{SS} = 0V$	-	± 2	μA
Output Current, Cold Sparing	I_{OCS}	-	$V_{OUT} = 0V$ to 3.6V, PO11Z Buffers $V_{DD} = V_{SS} = 0V$	-	± 2	μA
Low Level Output Voltage	V_{OL}	3007	$V_{DD} = V_{DDmin}$, $V_{CC} = 4.5V$	-	400	mV
High Level Output Voltage	V_{OH}	3006	$V_{DD} = V_{DDmin}$ (2.5V), $V_{CC} = 4.5V$	2	-	V
			$V_{DD} = V_{DDmin}$ (3V, 3.3V), $V_{CC} = 4.5V$	2.4	-	V
Output Short Circuit Current, to V_{DD}	I_{OSN}	-	PO11 output at High Level shorted to V_{DD} Note 5	-	28	mA

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1 [V _{DD} = 2.5 ± 0.2V, 3 ± 0.3V, 3.3 ± 0.3V (Note 6) V _{CC} = 5 ± 0.5V (Note 7)]	Limits		Units
				Min	Max	
Output Short Circuit Current, to V _{SS}	I _{OSP}	-	PO11 output at High Level shorted to V _{SS} Note 5	-	17	mA
Input Capacitance	C _{IN}	3012	Note 5	-	2.4	pF
Output Capacitance	C _{OUT}	3012	Note 5	-	5.6	pF
Input/Output Capacitance	C _{I/O}	3012	Note 5	-	6.6	pF
Timing	-	3003	See ASIC Sheet			ns

2.3.2 Notes to Electrical Measurements Tables

- Unless otherwise specified: all inputs and outputs shall be tested for each characteristic; Inputs not under test shall be V_{IN} = V_{SS}, V_{CC} or V_{DD} and outputs not under test shall be open; V_{SS} = 0V.

Standard pull-ups: PRU# where # = [1-31] index for Ron:
 Ron = # x R0 = 19kΩ typical (12 to 30kΩ) in 2.5V range.
 Ron = # x R0 = 15kΩ typical (10 to 25kΩ) in 3V range.
 Ron = # x R0 = 14kΩ typical (9 to 25kΩ) in 3.3V range.

5V tolerant/compliant pull-ups: PRU# where # = [1-31] index for Ron:
 Ron = # x R0 = 14kΩ typical (8 to 25kΩ) in each range.

Standard pull-downs: PRD# where # = [1-31] index for Ron:
 Ron = # x R0 = 11kΩ typical (5 to 30kΩ) in 2.5V range.
 Ron = # x R0 = 9kΩ typical (4 to 25kΩ) in 3V range.
 Ron = # x R0 = 8kΩ typical (4 to 20kΩ) in 3.3V range.

5V tolerant/compliant pull-downs: PRD# where # = [1-31] index for Ron:
 Ron = # x R0 = 36kΩ typical (17 to 80kΩ) in 2.5V range.
 Ron = # x R0 = 23kΩ typical (11 to 55kΩ) in 3V range.
 Ron = # x R0 = 19kΩ typical (9 to 45kΩ) in 3.3V range.
- Output buffers: PO\$# where
 \$ = [1-12] quantity of output driving capability of p-channels.
 # = [1-12] quantity of output driving capability of n-channels.

Standard buffers (including cold sparing)
 IO = 1.6, 1.8, 2mA measured at V_{OL} = 400, 400, 400mV in 2.5, 3, 3.3V range respectively.

Tolerance buffers (including cold sparing)
 IO = 1, 1.3, 1.4mA measured at V_{OL} = 400, 400, 400mV in 2.5, 3, 3.3V range respectively.

Compliant buffers (V_{CC} = 4.5V)
 IO = 1.1, 1.4, 1.6mA measured at V_{OL} = 400, 400, 400mV in 2.5, 3, 3.3V range respectively.

4. Output buffers: PO\$# where
 \$ = [1-12] quantity of output driving capability of p-channels.
 # = [1-12] quantity of output driving capability of n-channels.
 Standard buffers (including cold sparing)
 IO = -1.6, -1.8, -2mA measured at $V_{OL} = 2, 2.4, 2.4V$ in 2.5, 3, 3.3V range respectively.
 Tolerance buffers (including cold sparing)
 IO = -1, -1.3, -1.4mA measured at $V_{OL} = 2, 2.4, 2.4V$ in 2.5, 3, 3.3V range respectively.
 Compliant buffers ($V_{CC} = 4.5V$)
 IO = -1.1, -1.4, -1.6mA measured at $V_{OL} = 2, 2.4, 2.4V$ in 2.5, 3, 3.3V range respectively.
5. Guaranteed but not tested.
6. 5V tolerant buffers.
7. 5V compliant buffers.

2.3.3 High and Low Temperatures Electrical Measurements

Unless otherwise specified the measurements shall be performed at $T_{amb} = +125 (+0 -5) ^\circ C$ and $T_{amb} = -55 (+5 -0) ^\circ C$. Unless otherwise specified the characteristics, test methods, conditions and limits shall be the same as specified for Room Temperature Electrical Measurements.

2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3 ^\circ C$.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols	Limits			Units
		Drift Value Δ	Absolute		
			Min	Max	
Supply Current, Stand-by	I_{DDSB}	See ASIC Sheet			mA
Low Level Input Current	I_{IL}	± 0.1	-	-1	μA
High Level Input Current	I_{IH}	± 0.1	-	1	μA
Output Leakage Current Third State, Low Level Applied	I_{OZL}	± 0.1	-	-1	μA
Output Leakage Current Third State, High Level Applied	I_{OZH}	± 0.1	-	1	μA
Low Level Output Voltage	V_{OL}	± 100	-	400	mV
High Level Output Voltage	V_{OH}	± 0.1	2.4 or 2	-	V

NOTES:

1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.

2.5 INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS

Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C. Unless otherwise specified the characteristics, test methods, conditions and limits shall be the same as specified for Room Temperature Electrical Measurements.

2.6 POWER BURN-IN CONDITIONS

See ASIC Sheet.

2.7 OPERATING LIFE CONDITIONS

Unless otherwise specified the conditions shall be as specified for Power Burn-in.

2.8 TOTAL DOSE RADIATION TESTING

2.8.1 Bias Conditions and Total Dose Level for Total Dose Radiation Testing

Continuous bias shall be applied during irradiation testing as specified in the ASIC Sheet.

The total dose level applied shall be as specified in the component type variant information herein, in the ASIC Sheet or in the Purchase Order.

2.8.2 Electrical Measurements for Total Dose Radiation Testing

Prior to irradiation testing the devices shall have successfully met Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The parameters to be measured during and on completion of irradiation testing are specified in the ASIC Sheet.