

Page 1 of 26

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, HMOS QUAD BILATERAL SWITCH

**BASED ON TYPE 54HC4066** 

ESCC Detail Specification No. 9408/052

Issue 4 March 2018





#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2018. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# **DOCUMENTATION CHANGE NOTICE**

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
1070	Specification upissued to incorporate editorial changes per DCR.



# ESCC Detail Specification

No. 9408/052

PAGE 4

**TABLE OF CONTENTS** 

1	GENERAL	6
1.1	SCOPE	6
1.2	APPLICABLE DOCUMENTS	6
1.3	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	6
1.4	THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS	6
1.4.1	The ESCC Component Number	6
1.4.2	Component Type Variants	6
1.5	MAXIMUM RATINGS	7
1.6	HANDLING PRECAUTIONS	7
1.7	PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION	8
1.7.1	Flat Package (FP) – 14 Pin	8
1.7.2	Dual-in-line Package (DIP) - 14 Pin	9
1.7.3	Chip Carrier Package (CCP) - 20 Terminal	10
1.7.4	Small Outline Ceramic Package (SO) - 14 Pin	12
1.7.5	Notes to Physical Dimensions and Terminal Identification	13
1.8	FUNCTIONAL DIAGRAM	13
1.9	PIN ASSIGNMENT	14
1.10	TRUTH TABLE	14
1.11	PROTECTION NETWORKS	15
2	REQUIREMENTS	15
2.1	GENERAL	15
2.1.1	Deviations from the Generic Specification	15
2.2	MARKING	15
2.3	ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES	15
2.3.1	Room Temperature Electrical Measurements	16
2.3.2	High and Low Temperatures Electrical Measurements	18
2.3.3	Notes to Electrical Measurement Tables	20
2.4	PARAMETER DRIFT VALUES	22
2.5	INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS	22
2.6	HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS	23
2.6.1	N-Channel HTRB	23
2.6.2	P-Channel HTRB	24
2.7	POWER BURN-IN CONDITIONS	24
2.8	OPERATING LIFE CONDITIONS	24
2.9	TOTAL DOSE RADIATION TESTING	24
2.9.1	Bias Conditions and Total Dose Level for Total Dose Radiation Testing	24



<b>ESCC</b> Detail Specification

PAGE 5 ISSUE 4

2.9.2	Electrical Measurements for Total Dose Radiation Testing	25
APPENDIX	'A'	26



#### 1 **GENERAL**

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

#### 1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics

#### 1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

#### 1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

#### 1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows:

Example: 940805201F

• Detail Specification Reference: 9408052

Component Type Variant Number: 01 (as required)
 Total Dose Radiation Level Letter: F (as required)

#### 1.4.2 <u>Component Type</u> Variants

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Terminal Material and/or Finish	Weight max g	Total Dose Radiation Level Letter
01	54HC4066	FP	G2	0.7	F [50kRAD(Si)]
02	54HC4066	FP	G4	0.7	F [50kRAD(Si)]
03	54HC4066	DIP	G2	2.2	F [50kRAD(Si)]
04	54HC4066	DIP	G4	2.2	F [50kRAD(Si)]
05	54HC4066	ССР	2	0.6	F [50kRAD(Si)]
10	54HC4066	SO	G2	0.7	F [50kRAD(Si)]
11	54HC4066	so	G4	0.7	F [50kRAD(Si)]



The terminal material and/or finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.

Total dose radiation level letters are defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.

#### 1.5 <u>MAXIMUM RATINGS</u>

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	$V_{DD}$	-0.5 to 7	V	Note 1
Input Voltage	$V_{\text{IN}}$	-0.5 to V <sub>DD</sub> +0.5	V	Notes 1, 2
Output Voltage	V <sub>OUT</sub>	-0.5 to V <sub>DD</sub> +0.5	V	Notes 1, 3
Device Power Dissipation (Continuous)	P <sub>D</sub>	300	mW	Note 4
Supply Current	$I_{DDop}$	50	mA	
Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	T <sub>amb</sub>
Storage Temperature Range	$T_{stg}$	-65 to +150	°C	
Soldering Temperature For FP, DIP and SO For CCP	$T_{sol}$	+265 +245	°C	Note 5 Note 6

#### **NOTES:**

- 1. Device is functional for  $2V \le V_{DD} \le 6V$ .
- 2. Input current limited to  $I_{IC} = \pm 20$ mA.
- 3. Output current limited to  $I_{OUT} = \pm 25 \text{mA}$ .
- 4. The maximum device dissipation is determined by I<sub>DDop</sub> max (50mA) x 6V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

#### 1.6 HANDLING PRECAUTIONS


These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are categorised as Class 2 per ESCC Basic Specification No. 23800 with a Minimum Critical Path Failure Voltage of 2500 Volts.




# 1.7 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION

Consolidated Notes are given following the case drawings and dimensions.

# 1.7.1 Flat Package (FP) – 14 Pin






Complete alla	Dimensions mm		Notes
Symbols	Min	Max	Notes
А	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.1	0.15	5
E	7.5	7.75	
F	1.27	BSC	3, 6
G	0.38	0.48	5
Н	6	-	5
L	18.75	22	
М	0.33	0.43	
N	4.32 TYPICAL		



# 1.7.2 <u>Dual-in-line Package (DIP) - 14 Pin</u>




Complete la	Dimensi	ions mm	Natas
Symbols	Min	Max	Notes
А	2.1	2.54	
a1	3	3.7	
a2	0.63	1.14	2
В	1.82	2.23	
b	0.4	0.5	5
b1	1.27 T	/PICAL	5
С	0.2	0.3	5
D	18.79	19.2	
E	7.36	7.87	
е	2.54	BSC	4, 6
e1	15.11	15.37	
e2	7.62	8.12	
F	7.11	7.75	
I	-	3.7	



Symbols	Dimensi	ons mm	Notes
	Min	Max	Notes
К	10.9	12.1	

# 1.7.3 Chip Carrier Package (CCP) - 20 Terminal




C) make also	Dimensions mm		Notes
Symbols	Min	Max	Notes
А	1.14	1.95	
A1	1.63	2.36	
В	0.55	0.72	5
С	1.06	1.47	5
C1	1.91	2.41	



O male ala	Dimensi	ons mm	Nietos
Symbols	Min	Max	Notes
D	8.67	9.09	
D1	7.21	7.52	
d, d1	1.27	BSC	3
d2	7.62 BSC		
E	8.67 9.09		
E1	7.21	7.52	
e, e1	1.27 BSC		3
e2	7.62 BSC		
f, g	- 0.76		
h, h1	1.01 TYPICAL		8
j, j1	0.51 TYPICAL		7



# 1.7.4 <u>Small Outline Ceramic Package (SO) - 14 Pin</u>



C. made a la	Dimensi	ons mm	Notos
Symbols	Min	Max	Notes
А	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.1	0.15	5
E	7.5	7.75	
F	1.27 BSC		3, 6
G	0.38	0.48	5
Н	0.6	0.9	5
К	9 TYPICAL		
L	10 10.65		




O mala ala	Dimensi	Notes	
Symbols	Min	Max	Notes
М	0.33	0.43	
N	4.31 TYPICAL		

#### 1.7.5 Notes to Physical Dimensions and Terminal Identification

- 1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown.
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 5. All terminals.
- 6. 12 spaces.
- 7. Index corner only 2 dimensions.
- 8. 3 non-index corners 6 dimensions.
- 9. For all pins, either pin shape may be supplied.

#### 1.8 FUNCTIONAL DIAGRAM

Pin numbers relate to FP, DIP and SO packages only.





# 1.9 <u>PIN ASSIGNMENT</u>

Pin	Fund	ction	Pin	Function	
	FP, DIP and SO	ССР		FP, DIP and SO	ССР
1	1A Input / Output (Channel 1)	-	11	4A Input / Output (Channel 4)	-
2	1B Output / Input (Channel 1)	1A Input / Output (Channel 1)	12	4C Input (Control 4)	3A Input / Output (Channel 3)
3	2B Output / Input (Channel 2)	1B Output / Input (Channel 1)	13	1C Input (Control 1)	3B Output / Input (Channel 3)
4	2A Input / Output (Channel 2)	2B Output / Input (Channel 2)	14	$V_{DD}$	4B Output / Input (Channel 4)
5	2C Input (Control 2)	-	15	-	-
6	3C Input (Control 3)	2A Input / Output (Channel 2)	16	-	4A Input / Output (Channel 4)
7	Vss	-	17	-	-
8	3A Input / Output (Channel 3)	2C Input (Control 2)	18	-	4C Input (Control 4)
9	3B Output / Input (Channel 3)	3C Input (Control 3)	19	-	1C Input (Control 1)
10	4B Output / Input (Channel 4)	V <sub>SS</sub>	20	-	V <sub>DD</sub>

# 1.10 TRUTH TABLE

1. Logic Level Definitions: L = Low Level, H = High Level.

# **EACH SWITCH**


CONTROL INPUT C	SWITCH FUNCTION
Н	Channel ON (A to B, B to A)
L	Channel OFF (High Impedance)




#### 1.11 PROTECTION NETWORKS

#### **INPUT PROTECTION**

#### **OUTPUT PROTECTION**





#### 2 REQUIREMENTS

#### 2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

#### 2.1.1 <u>Deviations from the Generic Specification</u>

None.

#### 2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) Terminal identification.
- (b) The ESCC qualified components symbol (for ESCC qualified components only).
- (c) The ESCC Component Number.
- (d) Traceability information.

#### 2.3 <u>ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES</u>

Electrical measurements shall be performed at room, high and low temperatures. Consolidated Notes are given after the tables.



# 2.3.1 Room Temperature Electrical Measurements

The measurements shall be performed at  $T_{amb}$  = +22 ±3°C.

Characteristics	Symbols MIL-STD-883			Limits		Units
		Test Method	Note 1	Min	Max	
Functional Test 1	-	3014	Verify Truth Table $V_{IL} = 0.3V$ , $V_{IH} = 1.5V$ $V_{DD} = 2V$ , $V_{SS} = 0V$ $t_r < 1\mu s$ , Note 2	-	-	-
Functional Test 2	-	3014	Verify Truth Table $V_{IL} = 0.9V$ , $V_{IH} = 3.15V$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ $t_r = t_f < 500ns$ Note 2	-	-	-
Functional Test 3	-	3014	$\begin{aligned} &\text{Verify Truth Table} \\ &\text{V}_{\text{IL}} = 1.2\text{V},  \text{V}_{\text{IH}} = 4.2\text{V} \\ &\text{V}_{\text{DD}} = 6\text{V},  \text{V}_{\text{SS}} = 0\text{V} \\ &\text{t}_{\text{r}} = \text{t}_{\text{f}} < 400\text{ns} \\ &\text{Note 2} \end{aligned}$	-	-	-
Quiescent Current	I <sub>DD</sub>	3005	V <sub>IL</sub> = 0V, V <sub>IH</sub> = 6V V <sub>DD</sub> = 6V, V <sub>SS</sub> = 0V Note 3	-	100	nA
Low Level Input Current, C	IιL	3009	V <sub>IN</sub> (Under Test) = 0V V <sub>IN</sub> (Remaining Inputs) = 6V V <sub>DD</sub> = 6V, V <sub>SS</sub> = 0V	-	-50	nA
High Level Input Current, C	Іін	3010	V <sub>IN</sub> (Under Test) = 6V V <sub>IN</sub> (Remaining Inputs) = 0V V <sub>DD</sub> = 6V, V <sub>SS</sub> = 0V	-	50	nA
Channel OFF Leakage Current, A to B, B to A	loff	-	Channel Under Test:  VIN (C) = 0V  VIN (A or B) = 6V  VOUT (B or A) = 0V  Other Channels:  VIN (C) = 0V  Pins A and B Open  VDD = 6V, Vss = 0V	-	±100	nA
Channel ON Resistance 1	R <sub>ON1</sub>	-	$V_{IN}$ (C) = 3.15V $I_{IN}$ (A or B) = 100 $\mu$ A $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Note 4	-	200	Ω
Channel ON Resistance 2	R <sub>ON2</sub>	-	$V_{IN}$ (C) = 4.2V $I_{IN}$ (A or B) = 100 $\mu$ A $V_{DD}$ = 6V, $V_{SS}$ = 0V Note 4	-	170	Ω
Channel ON Resistance Matching 1	ΔR <sub>ON1</sub>	-	Note 4	-20	20	Ω



Characteristics Symbols MIL-STD-883 Test Conditions Limits Units Test Method Note 1 Min Max Channel ON  $\Delta R_{ON2}$ Note 4 -20 20 Ω Resistance Matching 2  $V_{\mathsf{THN}}$ Threshold Voltage 1C Input at Ground -0.45 V -1.45 N-Channel All Other Inputs:  $V_{IN} = 5V$  $V_{DD} = 5V$ ,  $I_{SS} = -10\mu A$ V  $V_{\mathsf{THP}}$ 1C Input at Ground Threshold Voltage 0.45 1.35 All Other Inputs: P-Channel  $V_{IN} = -5V$  $V_{DD} = -5V$ ,  $I_{SS} = 10\mu A$ Input Clamp  $V_{IC1}$ I<sub>IN</sub> (Under Test) = -400 -900 m۷ Voltage 1, -100µA to Vss and C V<sub>DD</sub> = Open, V<sub>SS</sub> = 0V All Other Pins Open Input Clamp  $V_{IC2}$ I<sub>IN</sub> (Under Test) = 400 900 m۷ Voltage 2, 100µA  $V_{DD} = 0V$ ,  $V_{SS} = Open$ to V<sub>DD</sub> and C All Other Pins Open  $V_{IC3}$ I<sub>IN</sub> (Under Test) = -200 m۷ Input Clamp -900 Voltage 3, -100µA V<sub>DD</sub> = Open, V<sub>SS</sub> = 0V to Vss, A and B All Other Pins Open Input Clamp V<sub>IC4</sub> I<sub>IN</sub> (Under Test) = 200 900 m۷ Voltage 4, 100µA to V<sub>DD</sub>,  $V_{DD} = 0V$ ,  $V_{SS} = Open$ A and B All Other Pins Open Input Capacitance, CIN 3012 V<sub>IN</sub> (Not Under Test) = 10 pF С  $V_{DD} = V_{SS} = 0V$ f = 100kHz to 1MHzNote 5 рF Input or Output Ссн 3012 V<sub>IN</sub> (Not Under Test) = 30 Capacitance, 0V A, B  $V_{DD} = V_{SS} = 0V$ f = 100kHz to 1MHzNote 5 Propagation Delay 3003  $V_{IN}$  (Under Test) = Pulse 15  $t_{PLH}$ ns Low to High, Generator 1A to 1B  $V_{IN}$  (1C) = 0.9V 1B to 1A  $V_{IL} = 0V, V_{IH} = 4.5V$  $V_{DD} = 4.5V, V_{SS} = 0V$ Note 6  $V_{IN}$  (Under Test) = Pulse Propagation Delay **t**PHL 3003 15 ns High to Low, Generator 1A to 1B  $V_{IN} (1C) = 0.9V$ 1B to 1A  $V_{IL} = 0V, V_{IH} = 4.5V$  $V_{DD} = 4.5V, V_{SS} = 0V$ 

Note 6



Characteristics	Symbols	MIL-STD-883		Limits		Units
		Test Method	Note 1	Min	Max	
Output Enable Time High Impedance to Low Output, 1C to 1A 1C to 1B	t <sub>PZL</sub>	3003	$V_{IN}$ (UnderTest) = Pulse Generator $V_{IL} = 0V$ , $V_{IH} = 4.5V$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ Note 6	-	30	ns
Output Enable Time High Impedance to High Output, 1C to 1A 1C to 1B	t <sub>РZН</sub>	3003	$V_{IN}$ (Under Test) = Pulse Generator $V_{IL} = 0V$ , $V_{IH} = 4.5V$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ Note 6	-	30	ns
Output Disable Time Low Output to High Impedance, 1C to 1A 1C to 1B	t <sub>PLZ</sub>	3003	$V_{IN}$ (UnderTest) = Pulse Generator $V_{IL} = 0V$ , $V_{IH} = 4.5V$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ Note 6	-	54	ns
Output Disable Time High Output to High Impedance, 1C to 1A 1C to 1B	t <sub>РНZ</sub>	3003	$V_{IN}$ (UnderTest) = Pulse Generator $V_{IL} = 0V$ , $V_{IH} = 4.5V$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ Note 6	-	54	ns

# 2.3.2

 $\frac{\mbox{High and Low Temperatures Electrical Measurements}}{\mbox{The measurements shall be performed at $T_{amb} = +125$ (+0 -5)°C$ and $T_{amb} = -55$ (+5 -0)°C$.}$ 

Characteristics Symbols		MIL-STD-883		Limits		Units
		Test Method	Note 1	Min	Max	
Functional Test 1	-	3014	Verify Truth Table $V_{IL} = 0.3V$ , $V_{IH} = 1.5V$ $V_{DD} = 2V$ , $V_{SS} = 0V$ $t_r < 1\mu s$ , Note 2	-	-	-
Functional Test 2	-	3014	$\label{eq:VerifyTruthTable} \begin{split} &\text{Verify Truth Table} \\ &\text{V}_{\text{IL}} = 0.9 \text{V},  \text{V}_{\text{IH}} = 3.15 \text{V} \\ &\text{V}_{\text{DD}} = 4.5 \text{V},  \text{V}_{\text{SS}} = 0 \text{V} \\ &\text{t}_{\text{r}} = t_{\text{f}} < 500 \text{ns} \\ &\text{Note 2} \end{split}$	-	-	-
Functional Test 3	-	3014	Verify Truth Table $V_{IL} = 1.2V$ , $V_{IH} = 4.2V$ $V_{DD} = 6V$ , $V_{SS} = 0V$ $t_r = t_f < 400 ns$ Note 2	-	-	-
Quiescent Current	I <sub>DD</sub>	3005	V <sub>IL</sub> = 0V, V <sub>IH</sub> = 6V V <sub>DD</sub> = 6V, V <sub>SS</sub> = 0V Note 3	-	2	μА

٧

1.2

0.05



to V<sub>SS</sub>,

A and B

Input Clamp

Voltage 4,

to V<sub>DD</sub>, A and B V<sub>IC4</sub>

Characteristics Symbols MIL-STD-883 Test Conditions Limits Units Test Method Note 1 Min Max Low Level Input  $I_{\mathsf{IL}}$ 3009  $V_{IN}$  (Under Test) = 0V-1 μΑ V<sub>IN</sub> (Remaining Inputs) Current, = 6V  $V_{DD} = 6V$ ,  $V_{SS} = 0V$  $V_{IN}$  (Under Test) = 6VHigh Level Input  $I_{\text{IH}}$ 3010 1 μΑ V<sub>IN</sub> (Remaining Inputs) Current,  $V_{DD} = 6V, V_{SS} = 0V$ Channel Under Test: Channel OFF **I**OFF ±100 nΑ Leakage Current,  $V_{IN}(C) = 0V$ A to B,  $V_{IN}$  (A or B) = 6V B to A  $V_{OUT}$  (B or A) = 0V Other Channels:  $V_{IN}(C) = 0V$ Pins A and B Open  $V_{DD} = 6V$ ,  $V_{SS} = 0V$ Channel ON R<sub>ON1</sub>  $V_{IN}(C) = 3.15V$ 300 Ω  $I_{IN}$  (A or B) =  $100\mu$ A Resistance 1  $V_{DD} = 4.5V, V_{SS} = 0V$ Note 4  $V_{IN}(C) = 4.2V$ Channel ON Ω R<sub>ON2</sub> 250 Resistance 2  $I_{IN} (A \text{ or } B) = 100 \mu A$  $V_{DD} = 6V$ ,  $V_{SS} = 0V$ Note 4 Note 4 Channel ON  $\Delta R_{ON1}$ -20 20 Ω Resistance Matching 1 Channel ON  $\Delta R_{ON2}$ Note 4 -20 20 Ω Resistance Matching 2 Input Clamp  $V_{IC1}$ I<sub>IN</sub> (Under Test) = -0.1 -1.2 ٧ Voltage 1, -100µA to Vss and C  $V_{DD} = Open, V_{SS} = 0V$ All Other Pins Open Input Clamp  $V_{IC2}$ I<sub>IN</sub> (Under Test) = 0.1 1.2 V 100µA Voltage 2,  $V_{DD} = 0V$ ,  $V_{SS} = Open$ to V<sub>DD</sub> and C All Other Pins Open V Input Clamp  $V_{IC3}$ I<sub>IN</sub> (Under Test) = -0.05 -1.2 Voltage 3, -100µA  $V_{DD} = Open, V_{SS} = 0V$ 

All Other Pins Open

 $V_{DD} = 0V$ ,  $V_{SS} = Open$ 

All Other Pins Open

I<sub>IN</sub> (Under Test) =

100µA



#### 2.3.3 Notes to Electrical Measurement Tables

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic, inputs not under test shall be  $V_{IN} = V_{SS}$  or  $V_{DD}$  and outputs not under test shall be open.
- 2. Functional tests shall be performed with f = 10kHz (min). The maximum time to output comparator strobe =  $30\mu s$ .
- 3. Quiescent Current shall be tested using the following input conditions:
  - (a) All Inputs C = All Signal Inputs/Outputs A = All Signal Outputs/Inputs B = VIL
  - (b) All Inputs C = All Signal Inputs/Outputs A = All Signal Outputs/Inputs B = VIH
- Channel ON Resistance shall be tested separately for each channel in both directions using the following input conditions:
  - (a)  $1C = V_{IN}(C)$ ; all other control inputs = 0V;  $1A = V_{IS}$ ; 1B = 0V
  - (b)  $1C = V_{IN}(C)$ ; all other control inputs = 0V; 1A = 0V;  $1B = V_{IS}$
  - (c)  $2C = V_{IN}(C)$ ; all other control inputs = 0V;  $2A = V_{IS}$ ; 2B = 0V
  - (d)  $2C = V_{IN}(C)$ ; all other control inputs = 0V; 2A = 0V;  $2B = V_{IS}$
  - (e)  $3C = V_{IN}(C)$ ; all other control inputs = 0V;  $3A = V_{IS}$ ; 3B = 0V
  - (f)  $3C = V_{IN}(C)$ ; all other control inputs = 0V; 3A = 0V;  $3B = V_{IS}$
  - (g)  $4C = V_{IN}(C)$ ; all other control inputs = 0V;  $4A = V_{IS}$ ; 4B = 0V
  - (h)  $4C = V_{IN}(C)$ ; all other control inputs = 0V; 4A = 0V;  $4B = V_{IS}$

 $R_{ON1}$  is performed with  $V_{IS} = 0.5V$ , 1V, 3.5V and 4V.

 $R_{ON2}$  is performed with  $V_{IS} = 1V$ , 3V and 5V.

Channel ON Resistance Matching shall be calculated as follows: The results of the Channel ON Resistance measurements of each Channel's Input/Output and Output/Input shall be compared and shall not exceed the specified limits.

- Guaranteed but not tested.
- 6. Measurements shall be performed as a go-no-go test on a 100% basis. Read and record measurements shall be performed on a sample of 5 components.


The pulse generator shall have the following characteristics:


 $V_{GEN} = 0$  to  $V_{DD}$ ;  $f_{GEN} = 1$ MHz minimum;  $t_r$  and  $t_f \le 6$ ns (10% to 90%); duty cycle = 50%;  $Z_{out} = 50\Omega$ . Output load capacitance  $C_L = 50$ pF  $\pm 5$ % including scope probe, wiring and stray capacitance without component in the test fixture and output load resistance  $R_L = 1$ k $\Omega \pm 5$ %.

Propagation delay and transition time shall be measured as follows:


PARAMETER	$R_L$	$C_L$	S1, S1'	S2, S2'
tрzн	1kΩ	50pF	OPEN	CLOSED
<b>t</b> PZL			CLOSED	OPEN
tрнz	1kΩ	50pF	OPEN	CLOSED
<b>t</b> PLZ			CLOSED	OPEN
t <sub>PHL</sub> , t <sub>PLH</sub>	-	50pF	OPEN	OPEN








 $t_{PLZ},\,t_{PZL}$ 



 $t_{PHZ},\,t_{PZH}$ 





#### 2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$ °C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Limits  Absolute		Units
		Drift			
		Value Δ	Min	Max	
Quiescent Current	I <sub>DD</sub>	±30	-	100	nA
Low Level Input Current, C	IιL	±20	-	-50	nA
High Level Input Current, C	I <sub>IH</sub>	±20	-	50	nA
Channel ON Resistance 1 (Note 2)	R <sub>ON1</sub>	±20	-	200	Ω
Channel ON Resistance 2 (Note 2)	R <sub>ON2</sub>	±20	-	170	Ω
Threshold Voltage N-Channel	V <sub>THN</sub>	±0.3	-0.45	-1.45	V
Threshold Voltage P-Channel	$V_{THP}$	±0.3	0.45	1.35	V

#### NOTES:

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- 2. Channel ON Resistance shall be tested at each input voltage level specified in Room Temperature Electrical Measurements for Channel 1A to 1B and 3A to 3B only.

#### 2.5 INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS

Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$ °C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic where specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Limits		Units
		Drift	Abso	olute	
		Value Δ	Min	Max	
Functional Test 1	-	-	1	-	1
Functional Test 2	-	-	-	-	-
Functional Test 3	-	-	-	-	-
Quiescent Current	I <sub>DD</sub>	±30	-	100	nA
Low Level Input Current, C	I <sub>IL</sub>	±20	-	-50	nA



Characteristics	Symbols	Symbols Limi		Limits	
		Drift	Abso	olute	
		Value ∆	Min	Max	
High Level Input Current, C	Іін	±20	-	50	nA
Channel OFF Leakage Current, A, B	loff	-	-	±100	nA
Channel ON Resistance 1	R <sub>ON1</sub>	±20	-	200	Ω
Channel ON Resistance 2	R <sub>ON2</sub>	±20	-	170	Ω
Threshold Voltage N-Channel	V <sub>THN</sub>	±0.3	-0.45	-1.45	V
Threshold Voltage P-Channel	V <sub>THP</sub>	±0.3	0.45	1.35	V

#### **NOTES:**

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- 2. The drift values ( $\Delta$ ) are applicable to the Operating Life test only.

# 2.6 <u>HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS</u>

# 2.6.1 N-Channel HTRB

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+125 (+0 -5)	°C
Outputs 1B, 2B, 3B, 4B	Vout	Open or V <sub>SS</sub>	V
Inputs 1A, 2A, 3A, 4A	Vin	Vss	V
Inputs 1C, 2C, 3C, 4C	Vin	$V_{DD}$	V
Positive Supply Voltage	$V_{DD}$	6 (+0 -0.5)	V
Negative Supply Voltage	Vss	0	V
Duration	t	72	Hours

#### **NOTES:**

- 1. Input Protection Resistor =  $680\Omega$  min to  $47k\Omega$  max.
- 2. Output load = 1kΩ min to 10kΩ max.

#### 2.6.2 P-Channel HTRB

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+125 (+0 -5)	°C
Outputs 1B, 2B, 3B, 4B	Vout	Open or V <sub>SS</sub>	V
Inputs 1A, 2A, 3A, 4A	V <sub>IN</sub>	$V_{DD}$	V
Inputs 1C, 2C, 3C, 4C	Vin	Vss	V
Positive Supply Voltage	$V_{DD}$	6 (+0 -0.5)	V
Negative Supply Voltage	Vss	0	V
Duration	t	72	Hours

#### **NOTES:**

- Input Protection Resistor =  $680\Omega$  min to  $47k\Omega$  max.
- 2. Output load = 1kΩ min to 10kΩ max.

#### 2.7 POWER BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+125 (+0 -5)	°C
Outputs 1B, 2B, 3B, 4B	Vouт	Vss	V
Inputs 1A, 2A, 3A, 4A	V <sub>IN</sub>	$V_{DD}$	V
Inputs 1C, 2C, 3C, 4C	V <sub>IN</sub>	V <sub>GEN</sub>	V
Pulse Voltage	$V_{GEN}$	$V_{DD}$	V
Pulse Frequency Square Wave	fgen	100k ±10% 50 ±15% Duty Cycle $t_r = t_f \le 400$ ns	Hz
Positive Supply Voltage	$V_{DD}$	6 (+0 -0.5)	V
Negative Supply Voltage	Vss	0	V

#### **NOTES:**

- 1. Input Protection Resistor =  $680\Omega$  min to  $47k\Omega$  max.
- 2. Output load = 1kΩ min to 10kΩ max.

#### 2.8 OPERATING LIFE CONDITIONS

The conditions shall be as specified for Power Burn-in.

# 2.9 <u>TOTAL DOSE RADIATION TESTING</u>

#### 2.9.1 Bias Conditions and Total Dose Level for Total Dose Radiation Testing

Continuous bias shall be applied during irradiation testing as specified below.

The total dose level applied shall be as specified in the component type variant information herein or in the Purchase Order.



Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+22 ±3	°C
Outputs 1B, 2B, 3B, 4B	Vout	Open	V
Inputs 1A, 2A, 3A, 4A	Vin	V <sub>SS</sub>	V
Inputs 1C, 2C, 3C, 4C	Vin	$V_{DD}$	V
Positive Supply Voltage	$V_{DD}$	6 ±0.3	V
Negative Supply Voltage	V <sub>SS</sub>	0	V

# **NOTES:**

1. Input Protection Resistor =  $680\Omega$  min to  $47k\Omega$  max.

### 2.9.2 <u>Electrical Measurements for Total Dose Radiation Testing</u>

Prior to irradiation testing the devices shall have successfully met Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at  $T_{amb}$  = +22 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The parameters to be measured during and on completion of irradiation testing are shown below. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.

Characteristics	Symbols	Limits		Units	
		Drift	Absolute		
		Values Δ	Min	Max	
Quiescent Current	I <sub>DD</sub>	-	-	10	μA
Threshold Voltage N-Channel	V <sub>THN</sub>	±0.6	-0.4	-1.5	V
Threshold Voltage P-Channel	V <sub>THP</sub>	±0.6	0.4	1.4	V



# APPENDIX 'A' AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Deviations from Screening Tests - Chart F3	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
	High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Power Burn-in test is performed using STMicroelectronics Specification Ref: 0019255.
	Solderability is not applicable unless specifically stipulated in the Purchase Order.
Deviations from Qualification and Periodic Tests - Chart	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
F4	Operating Life: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Deviations from High and Low Temperatures Electrical	The Channel ON Resistance Matching (1 and 2) calculations are not performed.
Measurements	High and Low Temperatures Electrical Measurements may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes High and Low Temperatures Electrical Measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.
Deviations from Room Temperature Electrical Measurements	The Channel ON Resistance Matching (1 and 2) calculations are not performed.
	All AC characteristics (Capacitance and Timings) may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes AC characteristic measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.