

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR ARITHMETIC LOGIC UNITS/FUNCTION GENERATOR,

BASED ON TYPE 54LS181

ESCC Detail Specification No. 9202/005

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 33

INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR ARITHMETIC LOGIC UNITS/FUNCTION GENERATOR,

BASED ON TYPE 54LS181

ESA/SCC Detail Specification No. 9202/005



space components coordination group

		Approved by	
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 4	March 1994	Poromens	t. lub
101000000000000000000000000000000000000			



PAGE 2

ISSUE 4

DOCUMENTATION CHANGE NOTICE

Rev.	Rev.	Reference	CHANGE	Approved
Letter	Date		Item	DCR No.
		Revisions 'A', 'B', 'C Cover page DCN Table 1(a) Table 1(b) Figures 2(a), (b) Figure 2(c) Figure 2(d) Notes to Figures Figure 3(a) Figure 3(b) Para. 4.2.2 Para. 4.2.4 Para. 4.2.5 Para. 4.2.5 Para. 4.3.2 Para. 4.4.2 Para. 4.5.3 Para. 4.5.3 Para. 4.7.1	es Issue 3 and incorporates all modifications defined in and 'D' to Issue 3 and the following DCR's:- : Lead Material and/or Finish amended for existing Variants : Variants 11 and 12 added : No. 2, in Remarks, Note No. amended to "1" : No. 3, in Remarks, Note No. amended to "2" : No. 6, existing temperature specified for FP/DIP , new temperature and Note reference added for CCP : Note 1 renumbered as "2" : Note 2 renumbered as "3" and text amended : Note 3 renumbered as "1" : New Note 4 added : Drawing and Table amended : Reference to Note 6 amended to "Note 10" ! Imperial Dimensions deleted : Note references corrected : New figure added : Existing Notes deleted and new Notes added : Figure for chip carrier package added : Original subtitle deleted, and new subtitles added above both drawings : Comparison table added : Note 1 added : Note 1 added : Note 4 added : PIND deviation deleted, "None" added : PP/DIP weights amended : Weight for CCP added : Paragraph rewritten : Paragraph rewritten : Paragraph standardised : "and functional test sequence" deleted : "Tamb" added before " + 22 ± 3 ° C" : In title and paragraph, "burn-in" amended to read "power burn-in" : Note 1 amended	None None 221106 221106 221106 23573 23573 23573 23573 23573 23573 23573 23573 221106 23519 22881 221106 221106 221106 221106 221106 221106 221106 221106 221106 221106 221106 23519 21047 221106 221106 221106 23519 23519 23519 23519 23519 23519



PAGE 3

ISSUE 4

TABLE OF CONTENTS

1.	GENEDAL	Page 5
1.	<u>GENERAL</u>	3
1.1	Scope	5
1.2	Component Type Variants	5 5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5 5 5 5 5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
2.	APPLICABLE DOCUMENTS	17
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	17
4.	REQUIREMENTS	17
4.1	General	17
4.2	Deviations from Generic Specification	17
4.2.1	Deviations from Special In-process Controls	17
4.2.2	Deviations from Final Production Tests	17
4.2.3	Deviations from Burn-in Tests	17
4.2.4	Deviations from Qualification Tests	17
4.2.5	Deviations from Lot Acceptance Tests	17
4.3	Mechanical Requirements	18
4.3.1	Dimension Check	18
4.3.2	Weight	18
4.4	Materials and Finishes	18
4.4.1	Case	18
4.4.2	Lead Material and Finish	18
4.5	Marking	18
4.5.1	General	18
4.5.2	Lead Identification	18
4.5.3	The SCC Component Number	19
4.5.4	Traceability Information	19
4.6	Electrical Measurements	19
4.6.1	Electrical Measurements at Room Temperature	19
4.6.2	Electrical Measurements at High and Low Temperatures	19
4.6.3	Circuits for Electrical Measurements	19
4.7	Burn-in Tests	19
4.7.1	Parameter Drift Values	19
4.7.2	Conditions for Power Burn-in	19
4.7.3	Electrical Circuits for Power Burn-in	19
4.8	Environmental and Endurance Tests	31
4.8.1	Electrical Measurements on Completion of Environmental Tests	31
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	31 31
4.8.3	Electrical Measurements on Completion of Endurance Tests	31
4.8.4 4.8.5	Conditions for Operating Life Tests Floatrical Circuits for Operating Life Tests	31
	Electrical Circuits for Operating Life Tests Conditions for High Temperature Storage Test	31
4.8.6	Conditions for Figure Femiperature Storage Test	31



PAGE 4 ISSUE 4

TABLES	8	Page
		_
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, D.C. Parameters	20
	Electrical Measurements at Room Temperature, A.C. Parameters	22
3	Electrical Measurements at High and Low Temperatures	24
4	Parameter Drift Values	29
5	Conditions for Power Burn-in and Operating Life Test	29
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate	32
	Points and on Completion of Endurance Tests	
FIGURE	<u>ss</u>	
1	Not applicable	N/A
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Truth Table	13
3(c)	Circuit Schematic	15
3(d)	Functional Diagram	16
4	Circuits for Electrical Measurements	26
5	Electrical Circuit for Power Burn-in and Operating Life Test	30
APPEN	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for Texas Instruments (F)	33



PAGE

5

ISSUE 4

1. GENERAL

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, low power bipolar Schottky Arithmetic Logic Unit/Function Generator, based on Type 54LS181. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).



PAGE 6

ISSUE 4

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	D7
02	FLAT	2(a)	G4
05	DIL	2(b)	D7
06	ÐIL	2(b)	G4
07	DIL	2(c)	D7
08	DIL	2(c)	D3 or D4
11	CCP	2(d)	7
12	CCP	2(d)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{CC}	– 0.5 to 7.0	٧	-
2	Input Voltage	V _{IN}	- 0.5 to 7.0	V	Note 1
3	Device Dissipation	P _D	192.5	mWdc	Note 2
4	Operating Temperature Range	T _{op}	- 55 to + 125	°C	-
5	Storage Temperature Range	T _{stg}	– 65 to + 150	°C	-
6	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 3 Note 4

NOTES

- 1. Input current limited to -18mA.
- 2. Must withstand added P_D due to short circuit conditions (i.e. I_{OS}) at one output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE

ISSUE 4

7

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 24-PIN



SYMBOL	MILLIM	ETRES	NOTES
STIVIBUL	MIN	MAX	NOTES
Α	1.39	2.16	
b	0.38	0.56	8
С	0.08	0.23	8
D	12.30	-	
E	8.50	10.10	
E1	10.16 TYPICAL		4
e	1.27 T	YPICAL	5, 9
L·	6.98	10.16	
L1	24.13	30.48	
Q	0.25	1.02	2




PAGE 8

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 24-PIN



CVMDOL	MILLIMETRES		NOTES
SYMBOL	MIN	MAX	NOTES
Α	3.80	5.70	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	31.40	32.80	4
Ε	13.10	14.20	4
E1	15.00	15.50	
е	2.54 T	/PICAL	6, 9
F	1.27 T	/PICAL	
Н	0.69	<u>.</u>	8
L .	3.18	5.08	8
Q	0.51	-	3
S	-	2.54	7
α	0°	15°	10




PAGE 9

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - DUAL-IN-LINE PACKAGE, 24-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN.	MAX.	NOTES
А	-	5.08	-
b	0.38	0.58	8
b1	0.76	1.78	8
С	0.20	0.30	8
D	31.40	32.80	-
E	13.10	14.22	-
E1	15.00	15.50	4
е	2.54 T	/PICAL	6, 9
L	3.18	5.08	-
Q	0.51	2.03	3
S	1.52	2.54	7
α	0°	15°	10




PAGE 10

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SQUARE CHIP CARRIER PACKAGE, 28-TERMINAL



SVMBOL	SYMBOL		NOTES
STIVIDOL	MIN.	MAX.	NOTES
А	11.23	11.63	
В	10.31	11.63	
С	0.25	0.51	11
D	0.89	1.14	12
E	1.14	1.40	8
F	0.56	0.71	8
G	1.27 TYPICAL		5, 9
Н	1.63	2.54	



PAGE 11

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d)


- 1. Index area: a notch or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(d).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 22 spaces for flat and dual-in-line packages. 24 spaces for chip carrier packages.
- 10. Lead centre when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




PAGE 12

ISSUE 4

FIGURE 3(a) - PIN ASSIGNMENT



CHIP CARRIER PACKAGE



PIN DESIGNATIONS

DESIGNATION	PIN Nos.	FUNCTION
$\overline{A3}$, $\overline{A2}$, $\overline{A1}$, $\overline{A0}$	19, 21, 23, 2	Word A inputs
B3, B2, B1, B0	18, 20, 22, 1	Word B inputs
S3, S2, S1, S0	3, 4, 5, 6	Function-select inputs
C _n	7	Inv. carry input
M	8	Mode control input
F3, F2, F1, F0	13, 11, 10, 9	Function output

DESIGNATION	PIN Nos.	FUNCTION
A = B	14	Comparator output
P	15	Carry propagate output
C _n + 4	16	Inv. carry output
Ğ	17	Carry generate output
V _{CC}	24	Supply voltage
GND	12	Ground

NOTES

1. See next page for pin comparison table.



PAGE 13

ISSUE 4

FIGURE 3(a) - PIN ASSIGNMENT (CONTINUED)

FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND

DUAL-IN-LINE PIN OUTS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

CHIP CARRIER PIN OUTS 2 3 4 5 6 7 9 10 11 12 13 14 16 17 18 19 20 21 23 24 25 26 27 28

NOTES

1. All references throughout this specification relate to FLAT/DIL packages only.

FIGURE 3(b) - TRUTH TABLE AND LOGIC EQUATIONS

			ACTIVE HIGH DATA (1)						
FUNCTION	SELECTION S3, S2,	M = H	M=L; ARITHMETI	C OPERATIONS					
	S1, S0	LOGIC FUNCTIONS	C _n = L C _n = 1 = H	C _n = H C _n = 0 = L					
0	LLLL	F=Ā	F=A	F = A + 1					
1	LLLH	$F = \overline{A + B}$	F=A+B	F = (A + B) + 1					
2	LLHL	F=ĀB	F=A+B	$F = (A + \overline{B}) + 1$					
3	LLHH	F=0	F = -1 (2's compl.)	F = Zero					
4	LHLL	F=AB	$F = A + A\overline{B}$	F = A + AB + 1					
5	LHLH	F=B	$F = (A + B) + A\overline{B}$	$F = (A + \overline{B}) + A\overline{B} + 1$					
6	LHHL	F=A⊕B	F=A-B-1	F=A-B					
7 (2)	LHHH	$F = A\overline{B}$	$F = A\overline{B} - 1$	F=AB					
8	HLLL	F=\(\overline{A} + B	F = A + AB	F = A + AB + 1					
9	HLLH	F= A⊕B	F=A+B	F=A+B+1					
10	HLHL	F=B	$F = (A + \overline{B}) + AB$	$F = (A + \overline{B}) + AB + 1$					
11	HLHH	F=AB	F = AB 1	F=AB					
12	HHLL	F = 1	F = A + A (3)	F=A+A+1					
13	HHLH	F=A+B	F = (A + B) + A	F = (A + B) + A + 1					
14	HHHL	F=A+B	$F = (A + \overline{B}) + A$	$F = (A + \overline{B}) + A + 1$					
15	нннн	F=A	F=A-1	F=A					

NOTES

- 1. The table shown applies for positive logic. If negative logic is used, active high data becomes active low data.
- 2. This device (ALU) can be used as a comparator when placed in the subtract mode (i.e., S3, S2, S1, S0 are at logic levels L H H L respectively) and the following expressions are valid:

Active high data

When C_n is high and $C_n + 4$ is high, then $A \le B$ When C_n is high and $C_n + 4$ is low, then A > B With the second A > B

When C_n is low and $C_n + 4$ is high, then A < BWhen C_n is low and $C_n + 4$ is low, then $A \ge B$

- 3. Each bit is shifted to the next more significant position.
- 4. Logic Level Definitions: L = Low Level, H = High Level.



PAGE 14

ISSUE 4

FIGURE 3(b) - TRUTH TABLE AND LOGIC EQUATIONS (CONTINUED)

	eel ection		ACTIVE LOW DATA ((1)
FUNCTION	SELECTION S3, S2, S1, S0	M=H LOGIC	M=L; ARITHMETI	C OPERATIONS
	31, 30	FUNCTIONS	C _n = 0 = L	C _n = 1 = H
0	LLLL	F=Ā	F=A-1	F=A
1	LLLH	F=AB	F = AB - 1	F = AB
2	LLHL	F=A+B	F = AB - 1	$F = A\overline{B}$
3	LLHH	F=1	F= -1 (2's compl.)	F = Zero
4	LHLL	$F = \overline{A + B}$	$F = A + (A + \overline{B})$	$F = A + (A + \overline{B}) + 1$
5	LHLH	F=B	$F = AB + (A + \overline{B})$	$F = AB + (A + \overline{B}) + 1$
6 (2)	LHHL	F= A⊕B	F=A-B-1	F=A-B
7	LHHH	F=A+B	F=A+B	$F = (A + \overline{B}) + 1$
8	HLLL	F=ĀB	F = A + (A + B)	F=A+(A+B)+1
9	HLLH	F=A⊕B	F=A+B	F=A+B+1
10	HLHL	F=B	$F = A\overline{B} + (A + B)$	$F = A\overline{B} + (A + B) + 1$
11	HLHH	F=A+B	F=A+B	F = (A + B) + 1
12	HHLL	F=0	F=A+A (3)	F = A + A + 1
13	HHLH	$F = A\overline{B}$	F = AB + A	F=AB+A+1
14	нннг	F=AB	$F = A\overline{B} + A$	F = AB + A + 1
15	нннн	F=A	F=A	F = A + 1

NOTES

- 1. The table shown applies for negative logic. If positive logic is used, active low data becomes active high data.
- 2. This device (ALU) can be used as a comparator when placed in the subtract mode (i.e., S3, S2, S1, S0 are at logic levels L H H L respectively) and the following expressions are valid:

Active low data

When C_n is low and $C_n + 4$ is low, then $A \le B$ When C_n is low and $C_n + 4$ is high, then A > B When C_n is high and $C_n + 4$ is low, then A < BWhen C_n is high and $C_n + 4$ is high, then $A \ge B$

- 3. Each bit is shifted to the next more significant position.
- 4. Logic Level Definitions: L = Low Level, H = High Level.




PAGE 15


ISSUE 4

FIGURE 3(c) - CIRCUIT SCHEMATIC

EQUIVALENT OF EACH INPUT


A = B OUTPUT





NOTES

TYPICAL OF ALL OUTPUTS EXCEPT A = B






PAGE 16

ISSUE 4

FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 17

ISSUE 4

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

V_{IC} = Input Clamp Voltage.

 I_{CC} = Supply Current.

V_{CC} = Supply Voltage.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

- (a) Para. 7.1.1(a), "High Temperature Reverse Bias" test and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.

4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.



PAGE 18

ISSUE 4

4.3 MECHANICAL REQUIREMENTS

4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.2 grammes for the flat package, 8.0 grammes for the dual-in-line package and 0.8 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

4.4.2 <u>Lead Material and Finish</u>

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type '3 or 4', Type '4' or Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be either Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(d).



PAGE 19

ISSUE 4

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920200502B</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable	9)

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125$ °C and -55°C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at T_{amb} = +22±3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

4.7.3 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



PAGE 20

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	LINUT
NO.	CHARACTERISTICS	STIVIBUL.	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2	Input Current High Level Mode Input	l _{IH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pin 8)	-	20	μА
3	Input Current High Level Mode Input (Max. Input Voltage)	I _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 5.5V (Pin 8)	-	100	μΑ
4 to 11	Input Current High Level A or B Input	Інз	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-2-18-19-20-21-22- 23)	-	60	μА
12 to 19	Input Current High_Level A or B Input (Max. Input Voltage)	I _{IH4}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 5.5V (Pins 1-2-18-19-20-21-22- 23)	-	300	μА
20 to 23	Input Current High Level S Input	l _{1H5}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 3-4-5-6)	-	80	μА
24 to 27	Input Current High Level S Input (Max. Input Voltage)	I _{ІН6}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 5.5V (Pins 3-4-5-6)	-	400	μΑ
28	Input Current High Level Carry Input	l _{IH7}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pin 7)	-	100	μА
29	Input Current High Level Carry Input (Max. Input Voltage)	I _{IН8}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 5.5V (Pin 7)	-	500	μА
30 to 43	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{CC} = 4.5V, I _{IN} = -18mA Note 2 (Pins 1-2-3-4-5-6-7-8-18- 19-20-21-22-23)	-	- 1.5	V
44	Input Current Low Level Mode Input	I _{IL1}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pin 8)	-	- 0.4	mA



PAGE 21

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS (CONT'D)

			TEST			LIM	ITS	
No.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST)	MIN	MAX	UNIT
45 to 52	Input Current Low Level A or B Input	l _{IL2}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 1-2-18-19-20-21-22- 23)	*	- 1.2	mA
53 to 56	Input Current Low Level S Input	l _{IL3}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 3-4-5-6)	•	1.6	mA
57	Input Current Low Level Carry Input	I _{IL4}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pin 7)	-	- 2.0	mA
58 to 65	Output Voltage Low Level All Outputs	V _{OL1}	3007	4(d)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OL} = 4.0mA (Pins 9-10-11-13-14-15- 16-17)	-	0.4	V
66	Output Voltage Low Level Output G	V _{OL2}	3007	4(d)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OL} = 16mA (Pin17)	-	0.7	٧
67	Output Voltage Low Level Output P	V _{OL3}	3007	4(d)	$V_{CC} = 4.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, I_{OL} = 8.0mA$ (Pin 15)	-	0.6	V
68 to 74	Output Voltage High Level any Output except A = B	V _{OH}	3006	4(e)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OH} = -400 μ A (Pins 9-10-11-13-15-16- 17)	2.5	-	V
75	Output Current High Level A = B Output	ІОН	3006	4(e)	$V_{CC} = 4.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, V_{OH} = 5.5V$ (Pin 14)	-	100	μА
76 to 82	Short Circuit Output Current any Output except A = B	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 9-10-11-13-15-16- 17)	- 6.0	- 40	mA
83	Supply Current	lcc1	3005	4(g)	V _{CC} = 5.5V S0 thru S3, M and A inputs at 4.5V, all other inputs at GND (Pin 24)	-	32	mA
84	Supply Current	lcc2	3005	4(g)	V _{CC} = 5.5V S0 thru S3, M inputs at 4.5V, all other inputs at GND (Pin 24)	-	35	mA



PAGE 22

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST)	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STWIDOL	MIL-STD 883	FIG.	(NOTE 6)	MIN	MAX	ONIT
85 to	Propagation Delay, from C_0 to $C_0 + 4$	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ R _I = 2.0k Ω , C _I = 15pF	-	27	ns
86		t _{PHL}			1. L.	-	20	
87 to	Propagation Delay, from any A or B to	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ R _I = 2.0k Ω , C _I = 15pF	-	38	ns
102	C _n + 4	t _{PHL}			M = 0V, S0 = S3 = 4.5V S1 = S2 = 0V (SUM mode)	-	38	
103 to	Propagation Delay, from any A or B to	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ R _L = 2.0k Ω , C _L = 15pF	-	41	ns
118	C _n + 4	t _{PHL}			M = 0V, S0 = S3 = 0V S1 = S2 = 4.5V (DIFF mode)	.	41	
119 to	Propagation Delay, from C _n to any F	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ R _L = 2.0k Ω , C _L = 15pF	-	26	ns
126	nom o _{ll} to any i	t _{PHL}			M = 0V (SUM or DIFF mode)	-	20	
127 to	Propagation Delay, from any A or B to G	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ R _I = 2.0k Ω , C _I = 15pF	-	29	ns
142		t _{PHL}			M = 0V, S0 = S3 = 4.5V S1 = S2 = 0V (SUM mode)	-	23	
143 to	Propagation Delay, from any A or B to G	tplH	3003	4(h)	$V_{CC} = 5.0V$ R _I = 2.0k Ω , C _I = 15pF	-	32	ns
158	moin any it of B to a	t _{PHL}			M = 0V, S0 = S3 = 0V S1 = S2 = 4.5V (DIFF mode)	<u>.</u>	32	
159 to	Propagation Delay, from any A or B to P	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ R _L = 2.0k Ω , C _L = 15pF	-	30	ns
174	nom any A or B to 1	t _{PHL}			M = 0V, S0 = S3 = 4.5V S1 = S2 = 0V (SUM mode)	-	30	
175 to	Propagation Delay, from any A or B to P	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ R _I = 2.0k Ω , C _I = 15pF	-	30	ns
186		t _{PHL}			M = 0V, S0 = S3 = 0V S1 = S2 = 4.5V (DIFF mode)	-	33	;



PAGE 23

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL.	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST)	LIM	ITS	UNIT
140.	OTAL MOTERIORIOS	STWIDOL	MIL-STD 883	FIG.	(NOTE 6)	MIN	MAX	01411
187 to	Propagation Delay, from Ai or Bi to Fi	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ R _L = 2.0k Ω , C _L = 15pF	-	32	ns
190	HOIN ALOI DI TOTT	t _{PHL}			M = 0V, S0 = S3 = 4.5V S1 = S2 = 0V (SUM mode)	-	20	
191 to	Propagation Delay, from Ai or Bi to Fi	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega, C_L = 15pF$	-	32	ns
194		t _{PHL}			M = 0V, S0 = S3 = 0V S1 = S2 = 4.5V (DIFF mode)	-	32	
195 to	Propagation Delay, from Ai or Bi to Fi	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ R ₁ = 2.0k Ω , C ₁ = 15pF	-	33	ns
198	Hom A or Di to 11	t _{PHL}			M = 4.5V (Logic mode)	-	38	
199 to	Propagation Delay, from A or B to A = B	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$, $C_L = 15pF$	-	50	ns
214	110.11 71 01 10 71 10 10 11 11 11 11 11 11 11 11 11 11 11	t _{PHL}			M = 0V, S0 = S3 = 0V S1 = S2 = 4.5V (DIFF mode)	•	62	:

NOTES

- 1. Go-no-go test with $V_{IL} = 0.3V$; $V_{IH} = 3.0V$; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than one output should be shorted at a time, and only for 1 second maximum.
- t_{PLH} = Propagation delay time, low to high level output.
 t_{PHL} = Propagation delay time, high to low level output.
- 5. In Ai, Bi and Fi: i = 0, 1, 2, 3.
- 6. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.



PAGE 24

ISSUE 4

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, $\pm 125(+0-5)$ °C AND -55(+5-0) °C

N	OUADACTEDICTION	0)(1400)	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2	Input Current High Level Mode Input	l _{IH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pin 8)	-	20	μА
3	Input Current High Level Mode Input (Max. Input Voltage)	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 5.5V (Pin 8)	-	100	μΑ
4 to 11	Input Current High Level A or B Input	Іінз	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-2-18-19-20-21-22- 23)	1	60	μΑ
12 to 19	Input Current High Level A or B Input (Max. Input Voltage)	l _{IH4}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 5.5V (Pins 1-2-18-19-20-21-22- 23)	-	300	μА
20 to 23	Input Current High Level S Input	l _{1H5}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 3-4-5-6)	<u>-</u>	80	μА
24 to 27	Input Current High Level S Input (Max. Input Voltage)	l _{IH6}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 5.5V (Pins 3-4-5-6)	-	400	μА
28	Input Current High Level Carry Input	l _{IH7}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pin 7)	-	100	μА
29	Input Current High Level Carry Input (Max. Input Voltage)	l _{iH8}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 5.5V (Pin 7)	-	500	μА
30 to 43	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{CC} = 4.5V, I _{IN} = - 18mA Note 2 (Pins 1-2-3-4-5-6-7-8-18- 19-20-21-22-23)	-	- 1.5	V
44	Input Current Low Level Mode Input	l _{IL1}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pin 8)	-	- 0.4	mA



PAGE 25

ISSUE 4

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND -55(+5-0) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	UNIT
140.	OF IT IS TO THE THE	OTWIDOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	ONT
45 to 52	Input Current Low Level A or B Input	l _{IL2}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 1-2-18-19-20-21-22- 23)	-	1.2	mA
53 to 56	Input Current Low Level S Input	l _{IL3}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 3-4-5-6)	-	- 1.6	mA
57	Input Current Low Level Carry Input	l _{IL4}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pin 7)	. -	- 2.0	mA
58 to 65	Output Voltage Low Level All Outputs	V _{OL1}	3007	4(d)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OL} = 4.0mA (Pins 9-10-11-13-14-15- 16-17)	-	0.4	V
66	Output Voltage Low Level Output G	V _{OL2}	3007	4(d)	$V_{CC} = 4.5V$, $V_{IL} = 0.7V$ $V_{IH} = 2.0V$, $I_{OL} = 16mA$ (Pin17)	•	0.7	V
67	Output Voltage Low Level Output P	V _{OL3}	3007	4(d)	$V_{CC} = 4.5V$, $V_{IL} = 0.7V$ $V_{IH} = 2.0V$, $I_{OL} = 8.0$ mA (Pin 15)	-	0.6	V
68 to 74	Output Voltage High Level any Output except A=B	V _{OH}	3006	4(e)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OH} = -400 μ A (Pins 9-10-11-13-15-16- 17)	2.5	-	V
75	Output Current High Level A = B Output	ІОН	3006	4(e)	$V_{CC} = 4.5V$, $V_{IL} = 0.7V$ $V_{IH} = 2.0V$, $V_{OH} = 5.5V$ (Pin 14)	-	100	μА
76 to 82	Short Circuit Output Current any Output except A = B	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 9-10-11-13-15-16- 17)	- 6.0	- 40	mA
83	Supply Current	l _{CC1}	3005	4(g)	V_{CC} = 5.5V S0 thru S3, M and \overline{A} inputs at 4.5V, all other inputs at GND (Pin 24)	-	32	mA
84	Supply Current	I _{CC2}	3005	4(g)	V _{CC} = 5.5V S0 thru S3, M inputs at 4.5V, all other inputs at GND (Pin 24)	-	35	mA




PAGE 26

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

FIGURE 4(b) - INPUT CLAMP VOLTAGE



NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4(c) - LOW LEVEL INPUT CURRENT





FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE



NOTES

1. Each input to be tested separately.

NOTES

1. Test per Truth Table.




PAGE 27

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT




NOTES

1. Test per Truth Table.

NOTES

- No more than one output should be shorted at a time.
- 2. Test per Truth Table.

FIGURE 4(g) - SUPPLY CURRENT



NOTES

1. I_{CC1} is measured with S0 thru S3, M and A inputs at 4.5V, all other inputs at GND. I_{CC2} is measured with S0 thru S3 and M inputs at 4.5V, all other inputs at GND.




PAGE 28


ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - DYNAMIC TEST AND SWITCHING WAVEFORMS



VOLTAGE WAVEFORMS



NOTES

- 1. The pulse generator has the following characteristics: $t_r \le 15$ ns, $t_f \le 6.0$ ns, $t_p = 0.5$ µs, PRR = 1.0MHz ± 10%, $Z_{OUT} = 50\Omega$.
- 2. All diodes are 1N916 or 1N3064.
- 3. $C_L = 15pF \pm 10\%$ including probe and jig capacitance.
- 4. $R_L = 2.0 k\Omega \pm 5\%$.



PAGE 29

ISSUE 4

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2	Input Current High Level 1	l _{IH1}	As per Table 2	As per Table 2	± 0.5 or (1) ± 20	μ A %
44	Input Current Low Level	կլ	As per Table 2	As per Table 2	± 18	μА
58 to 65	Output Voltage Low Level	V _{OL1}	As per Table 2	As per Table 2	± 60	mV
68 to 74	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240	mV

NOTES

1. Whichever is greater, referred to the initial value.

TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 – 5)	°C
2	Power Supply Voltage	V _{CC}	+5(+0.5-0)	٧
3	Pulse Voltage	$V_{\sf GEN}$	0.5 max. to 3.0 min.	V
4	Frequency	f	100 (Note 1)	Hz
5	Fan-out	-	10	-
6	Rise Time	t _r	50 max.	μs
7	Fall Time	t _f	50 max.	μs
8	Duty Cycle	-	20 min.	%

NOTES


1. Tolerance ± 10%.



PAGE 30

ISSUE 4

FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES

- 1. R1 = $5.0\Omega \pm 5\%$.
- 2. $R7 = 27\Omega \pm 5\%$.
- 3. R2 thru R6 = R8 thru R11 = $1.0k\Omega \pm 5\%$.
- 4. R12 = $82\Omega \pm 5\%$.
- 5. CP2 = Same as CP1 delayed by 1/2 cycle and synchronised with CP1.



PAGE 31

ISSUE 4

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be $T_{amb} = +150(+0.5)$ °C.



PAGE 32

ISSUE 4

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS		UNIT
					(Δ)	ABSOLUTE	UNIT
2	Input Current High Level	l _{IH1}	As per Table 2	As per Table 2	± 1.0	-	μΑ
3	Input Current High Level	I _{IH2}	As per Table 2	As per Table 2	-	100	μА
44	Input Current Low Level	l _{IL1}	As per Table 2	As per Table 2	± 12	-	μА
58 to 65	Output Voltage Low Level	V _{OL1}	As per Table 2	As per Table 2	± 60	-	mV
68 to 74	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	±240	-	mV
83	Supply Current	l _{CC1}	As per Table 2	As per Table 2	± 20	<u>-</u>	%
84	Supply Current	l _{CC2}	As per Table 2	As per Table 2	± 20	-	%



PAGE 33

ISSUE 4

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS			
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.			
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TIF 50.42-3002.			
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TIF 50.42-3002.			