

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

BIPOLAR 4-BIT MAGNITUDE COMPARATOR,

BASED ON TYPE 54LS85

ESCC Detail Specification No. 9202/031

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 29

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

BIPOLAR 4-BIT MAGNITUDE COMPARATOR,

BASED ON TYPE 54LS85

ESA/SCC Detail Specification No. 9202/031

space components coordination group

		Approved by								
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy							
lssue 5	July 1992	Tommens	Flat							
Revision 'A'	January 1995	Tomment	Hoom							
			C							



Rev. 'A'

ISSUE 5

PAGE 2

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		This issue supersedes Issue 4 and incorporates all modifications agreed on the basis of the following DCR's:- Cover page DCNTable 1(a): Lead Material and/or Finish amended for existing Variants : Variants 11 and 12 addedFigures 2(a), (b), (c): Imperial dimensions deleted Figures 2(b), (c) : Reference to Note 6 amended to "Note 10" Figure 2(d) : New figure added Notes to FiguresNote 1, last sentence added : Note 8, 'or terminals' added : Note 8, 'or terminals' added : Notes 11 and 12 addedFigure 3(a): Figure for chip carrier package added 	23412 23412
		: No. 146 to 149, Characteristics amended Para. 4.8 : Title amended	23412 23519
Ά'	Jan. '95	P1. Cover Page P2. DCN P6. Table 1(b) : Nos. 2 and 3, Notes reference changed to "1" and "2" respectively. : No. 6, Entry amended to include DIL and FP : Notes renumbered to "2", "3" and "1" respectively and resequenced : Old Note 2, new Note 3 amended : New Note 4 added P7. Figure 2(a) : P8. Figure 2(b) : P17. Para. 4.3.2 : Maximum weights amended : P24. Figure 4(h) :	23573

TABLE OF CONTENTS1.GENERAL51.1Scope51.2Component Type Variants51.3Maximum Ratings51.4Parameter Derating Information51.5Physical Dimensions51.6Pin Assignment51.7Truth Table51.8Circuit Schematic51.9Functional Diagram51.9Functional Diagram61.1General161.1General161.1General161.1General161.2Deviations from Generic Specification161.3Deviations from Generic Specification161.4.1General162.2Deviations from Generic Specification162.3Deviations from Generic Specification162.4.2Deviations from Gueneric Specification162.5Deviations from Cuelification Tests162.6Deviations from Duri-In Tests162.7Matcharical Requirements173.8Mechanical Requirements173.9The SCC Component Number174.10Gaser174.21Case174.32Useight Measurements at Room Temperatures183.4Hechanical and Finish184.5Deviations fromation184.6Electrical Measurements at Room Temperatures184.7		SCC		PAGE ISSUE	3 5	
1. GENERAL 5 1.1 Scope 5 1.2 Component Type Variants 5 1.3 Maximum Ratings 5 1.4 Parameter Derating Information 5 1.5 Physical Dimensions 5 1.6 Pin Assignment 5 1.7 Truth Table 5 1.8 Circuit Schematic 5 1.9 Functional Diagram 5 2. APPLICABLE DOCUMENTS 16 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 16 4. REQUIREMENTS 16 4. REQUIREMENTS 16 4.1 General 16 4.2 Deviations from Generic Specification 16 4.2.1 Deviations from Special In-process Controls 16 4.2.2 Deviations from Special In-process Controls 16 4.3.4 Deviations from Dual-fication Tests 16 4.4.2 Deviations from Couldification Tests 16 4.5.4 Deviations from Couldification Tests 17 4.3.1 Dimension Check 17 4.4 Deviations from Couldification Tests 17 4.5.1 Denenail 17			TABLE OF CONTENTS		D	200
1.2 Component Type Variants 5 1.3 Maximum Ratings 5 1.4 Parameter Derating Information 5 1.5 Physical Dimensions 5 1.6 Pin Assignment 5 1.7 Truth Table 5 1.8 Circuit Schematic 5 1.9 Functional Diagram 5 2. APPLICABLE DOCUMENTS 16 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 16 4. REQUIREMENTS 16 4.1 General 16 4.2 Deviations from Generic Specification 16 4.2.1 Deviations from Special In-process Controls 16 4.2.2 Deviations from Burn-in Tests 16 4.2.3 Deviations from Qualification Tests 16 4.2.4 Deviations from Qualification Tests 16 4.2.5 Deviations from Qualification Tests 17 4.3.1 Dimension Check 17 4.4 Materials and Finishes 17 4.5.1 Deviations from Qualification Tests 16 <	1. <u>(</u>	GENERAL	<u> </u>			
3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 16 4. REQUIREMENTS 16 4.1 General 16 4.2 Deviations from Generic Specification 16 4.2.1 Deviations from Special In-process Controls 16 4.2.2 Deviations from Final Production Tests 16 4.2.3 Deviations from Durn-in Tests 16 4.2.4 Deviations from Qualification Tests 16 4.2.5 Deviations from Could Acceptance Tests 16 4.3.1 Dimension Check 17 4.3.2 Weight 17 4.3.4 Deviations of Finishes 17 4.3.1 Dimension Check 17 4.3.2 Weight 17 4.4.1 Case 17 4.4.1 Case 17 4.5.1 General 17 4.5.3 Material and Finishes 17 4.5.4 Traceability Information 17 4.5.5 Lead Material and Finishes 17 4.5.6 Electrical Measurements at Room Temperature 18 <t< td=""><td>1.2 0 1.3 1 1.4 1 1.5 1 1.6 1 1.7 1 1.8 0</td><td>Component Type Variar Maximum Ratings Parameter Derating Info Physical Dimensions Pin Assignment Truth Table Circuit Schematic</td><td></td><td></td><td></td><td>5 5 5 5 5 5 5 5 5</td></t<>	1.2 0 1.3 1 1.4 1 1.5 1 1.6 1 1.7 1 1.8 0	Component Type Variar Maximum Ratings Parameter Derating Info Physical Dimensions Pin Assignment Truth Table Circuit Schematic				5 5 5 5 5 5 5 5 5
4.REQUIREMENTS164.1General164.2Deviations from Generic Specification164.2.1Deviations from Special In-process Controls164.2.2Deviations from Final Production Tests164.2.3Deviations from Burn-in Tests164.2.4Deviations from Qualification Tests164.2.5Deviations from Qualification Tests164.2.4Deviations from Lot Acceptance Tests164.2.5Deviations from Collect174.3.1Dimension Check174.3.2Weight174.3.4Materials and Finishes174.4.1Case174.4.2Lead Material and Finishes174.5.4General174.5.5The SCC Component Number174.5.6Hactrical Measurements184.6.1Electrical Measurements184.6.2Electrical Measurements at High and Low Temperatures184.6.3Circuits for Power Burn-in184.7.4Parameter Drift Values184.7.5Electrical Measurements at High and Low Temperatures184.7.1Parameter Drift Values184.7.2Conditions for Power Burn-in184.7.3Electrical Measurements at Room Temperatures184.7.4Electrical Measurements at High and Low Temperatures184.7.2Conditions for Power Burn-in184.7.4Electrical Measurements at High and Low Temperatu	2.	APPLICABLE DOCUM	ENTS			16
4.1General164.2Deviations from Generic Specification164.2.1Deviations from Special In-process Controls164.2.2Deviations from Burn-in Tests164.2.3Deviations from Qualification Tests164.2.4Deviations from Qualification Tests164.2.5Deviations from Lot Acceptance Tests164.3Mechanical Requirements174.3.1Dimension Check174.3.2Weight174.4.4Case174.4.1Case174.4.2Lead Material and Finishes174.4.2Lead Material and Finish174.5.1General174.5.2Lead Material and Finish174.5.3The SCC Component Number174.5.4Traceability Information184.6Electrical Measurements184.6.1Electrical Measurements at High and Low Temperatures184.7Burn-in Tests184.7.1Parameter Drift Values184.7.2Conditions for Power Burn-in184.7.3Electrical Measurements at High and Low Temperatures184.7.4Burn-in Tests184.7.5Electrical Measurements184.7.6Prover Burn-in184.7.7Conditions for Power Burn-in184.7.8Electrical Measurements on Completion of Environmental Tests274.8.1Electrical Measurements at Intermediate Points d	3.	TERMS, DEFINITIONS	, ABBREVIATIONS, SYMBOLS AND U	NITS		16
4.2Deviations from Generic Specification164.2.1Deviations from Special In-process Controls164.2.2Deviations from Final Production Tests164.2.3Deviations from Qualification Tests164.2.4Deviations from Qualification Tests164.2.5Deviations from Lot Acceptance Tests164.3Mechanical Requirements174.3.1Dimension Check174.3.2Weight174.4Materials and Finishes174.4.1Case174.5.1General174.5.2Lead Material and Finish174.5.1General174.5.2Lead Identification174.5.3The SCC Component Number174.5.4Traceability Information184.6Electrical Measurements at Room Temperature184.6.1Electrical Measurements at Room Temperatures184.7Burn-in Tests184.7Burn-in Tests184.7.1Parameter Drift Values184.7.2Conditions for Power Burn-in184.7.3Electrical Measurements at High and Low Temperatures184.7.4Burn-in Tests184.7.5Electrical Measurements184.7.6Electrical Measurements184.7.7Conditions for Power Burn-in184.7.8Electrical Measurements at Intermediate Points during Endurance Tests274.8.1Electrical	4.	REQUIREMENTS				16
4.8.4 Conditions for Operating Life rests 27	$\begin{array}{c} 4.2 \\ 4.2.1 \\ 4.2.2 \\ 4.2.3 \\ 4.2.4 \\ 4.2.5 \\ 4.3 \\ 4.3.1 \\ 4.3.2 \\ 4.4 \\ 4.4.1 \\ 4.4.2 \\ 4.5 \\ 4.5.1 \\ 4.5.2 \\ 4.5.3 \\ 4.5.4 \\ 4.5.4 \\ 4.6.1 \\ 4.6.2 \\ 4.6.3 \\ 4.6.1 \\ 4.6.2 \\ 4.6.3 \\ 4.6.3 \\ 4.6.3 \\ 4.7 \\ 4.7.1 \\ 4.7.2 \\ 4.7.3 \\ 4.8 \\ 4.8.1 \\ 4.8.2 \\ 4.8.3 \\ \end{array}$	Deviations from Generic Deviations from Special Deviations from Final Pr Deviations from Burn-in Deviations from Qualific Deviations from Lot Acc Mechanical Requiremen Dimension Check Weight Materials and Finishes Case Lead Material and Finish Marking General Lead Identification The SCC Component N Traceability Information Electrical Measurement Electrical Measurement Circuits for Electrical Me Burn-in Tests Parameter Drift Values Conditions for Power Bu Electrical Circuits for Poter Electrical Measurement Electrical Circuits for Poter Electrical Measurement Electrical Measurement Electrical Measurement Electrical Measurement Electrical Measurement	In-process Controls roduction Tests Tests ation Tests reptance Tests reptance Tests reptance Tests reptance Tests s at Room Temperature s at High and Low Temperatures easurements urn-in over Burn-in urance Tests s on Completion of Environmental Tests s at Intermediate Points during Endurance s on Completion of Endurance Tests	Tests		16 16 16 16 16 16 16 17 17 17 17 17 17 17 17 17 17 17 17 17

C See	ESA/SCC Detail Specification No. 9202/031		PAGE ISSUE	4 5
-------	--	--	---------------	--------

TABLES

<u>Page</u>

1(a)	Type Variants	6
• •	21 · · · · · · · · · · · · · · · · · · ·	-
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, D.C. Parameters	19
	Electrical Measurements at Room Temperature, A.C. Parameters	20
3	Electrical Measurements at High and Low Temperatures	21
4	Parameter Drift Values	25
5	Conditions for Power Burn-in and Operating Life Test	25
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate	28
	Points and on Completion of Endurance Tests	

FIGURES

1	Not applicable	N/A
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Truth Table	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	15
4	Circuits for Electrical Measurements	22
5	Electrical Circuit for Power Burn-in and Operating Life Test	26

APPENDICES (Applicable to specific Manufacturers only)

'A' Agreed Deviations for Texas Instruments (F)

29



1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a Silicon Monolithic, Low Power Bipolar Schottky 4-Bit Magnitude Comparator, based on Type 54LS85. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 <u>TRUTH TABLE</u>

As per Figure 3(b).

- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 <u>FUNCTIONAL DIAGRAM</u>

As per Figure 3(d).



ISSUE 5

6

PAGE

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	D7
02	FLAT	2(a)	G4
05	DIL	2(b)	D7
06	DIL	2(b)	G4
07	DIL	2(c)	D7
08	DIL	2(c)	D3 or D4
11	CCP	2(d)	7
12	CCP	2(d)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{CC}	−0.5 to 7.0	V	-
2	Input Voltage	V _{IN}	-0.5 to 7.0	V	Note 1
3	Device Dissipation	PD	110	mWdc	Note 2
4	Operating Temperature Range	T _{op}	55 to + 125	°C	-
5	Storage Temperature Range	T _{stg}	65 to + 150	°C	-
6	Soldering Temperature For FP and DIL For CCP	T _{sol}	+ 265 + 245	°C	Note 3 Note 4

NOTES


- 1. Input current limited to -18mA.
- 2. Must withstand added PD due to short circuit conditions (i.e. IOS) at one output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.



7

PAGE

FIGURE 2 - PHYSICAL DIMENSIONS



SYMBOL	MILLIM	NOTES	
STIVIBUL	MIN	MAX	NOTES
A	1.27	2.03	
b	0.38	0.56	8
С	0.08	0.23	8
D	9.42	10.16	4
E	6.27	7.24	
E1	7.00 T	PICAL	4
е	1.27 T)	PICAL	5, 9
L	7.87	8.89	8
L1	23.88	24.38	
Q	0.51	1.02	2
S	0.25	0.64	7

NOTES: See Page 11.





FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE




NOTES: See Page 11.



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - DUAL-IN-LINE PACKAGE




SYMBOL	MILLIM	NOTES		
STNBUL	MIN.	NUTES		
А	-	5.08	-	
b	0.36	0.58	8	
b1	0.76	1.78	8	
С	0.20	0.38	8	
D	18.80	22.10	-	
E	5.59	7.87	-	
E1	7.37	8.13	4	
е	2.54 TY	/PICAL	6, 9	
L	3.18	5.08	-	
Q	0.38	2.03	3	
S	0.25	1.35	7	
α	0°	15°	10	

NOTES: See Page 11.




FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



20 Terminal



SYMBOL	MILLIM	NOTES		
STWBUL	MIN.	MAX.	NOTES	
A	8.687	9.093	-	
В	7.798	9.093	-	
С	0.250	0.510	11	
D	0.889	1.143	12	
E	1.140	1.400	8	
F	0.559	0.712	8	
G	1.27 T	5, 9		
н	1.630	2.540	- :	





FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d)

- 1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(d).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ±0.13mm of its true longitudinal position relative to Pins 1 and 16.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pins 1 and 16.
- 7. Applies to all four corners.
- 8. All leads or terminals.
- 14 spaces for flat and dual-in-line packages.
 16 spaces for chip carrier packages.
- 10. Lead centre when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.





FIGURE 3(a) - PIN ASSIGNMENT



FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	2	3	4	5	7	8	9	10	12	13	14	15	17	18	19	20

NOTES

1. All references throughout this specification relate to FLAT/DIL packages only.



ISSUE 5

•---

FIGURE 3(b) - TRUTH TABLE (EACH GATE)

COMPARING INPUTS			CASCADING INPUTS			OUTPUTS			
A3, B3	A2, B2	A1, B1	A0, B0	A>B	A <b< td=""><td>A=B</td><td>A>B</td><td>A<b< td=""><td>A=B</td></b<></td></b<>	A=B	A>B	A <b< td=""><td>A=B</td></b<>	A=B
A3 > B3	Х	Х	Х	Х	Х	Х	Н	L	L
A3 < B3	х	Х	х	х	Х	х	L	Н	L
A3 = B3	A2>B2	Х	х	Х	Х	Х	н	L	L
A3 = B3	A2 <b2< td=""><td>Х</td><td>х</td><td>Х</td><td>Х</td><td>Х</td><td>L</td><td>Н</td><td>L</td></b2<>	Х	х	Х	Х	Х	L	Н	L
A3 = B3	A2 = B2	A1>B1	х	Х	Х	х	н	L	L
A3 = B3	A2 = B2	A1 < B1	х	Х	Х	Х	L	н	L
A3 = B3	A2 = B2	A1 = B1	A0>B0	х	Х	Х	н	L	L
A3 = B3	A2 = B2	A1 = B1	A0 <b0< td=""><td>х</td><td>Х</td><td>х</td><td>L</td><td>н</td><td>L</td></b0<>	х	Х	х	L	н	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	Н	L	L	Н	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	н	L	L	Н	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	н	L	L	н
A3 = B3	A2 = B2	A1 = B1	A0 = B0	х	Х	Н	L	L	н
A3 = B3	A2 = B2	A1 = B1	A0 = B0	н	н	L	L	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	Н	Н	L

<u>NOTES</u>


1. Logic Level Definitions: L = Low Level, H = High Level, X = Don't Care.




FIGURE 3(c) - CIRCUIT SCHEMATIC

EQUIVALENT OF EACH INPUT

TYPICAL OF ALL OUTPUTS








ISSUE 5

•

FIGURE 3(d) - FUNCTIONAL DIAGRAM





2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviation is used:-

- VIC Input Clamp Voltage.
- V_{CC} Supply Voltage.

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 Deviations from Burn-in Tests (Chart III)
 - (a) Para. 7.1.1(a), High Temperature Reverse Bias tests and subsequent electrical measurements related to this test shall be omitted.
 - (b) Para. 9.9.2, Electrical Measurements at High and Low Temperatures: Only a test result summary, based on go-no-go tests and presented in histogram form is required.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.
- 4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.



Rev. 'A'

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.7 grammes for the flat package, 2.2 grammes for the dual-in-line package and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type '3 or 4', Type '4' or Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be either Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 <u>MARKING</u>

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(d).

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

 920203102B

 Detail Specification Number

 Type Variant (see Table 1(a))

 Testing Level (B or C, as applicable)



4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ± 3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125 and -55 °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

4.7.3 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



•...

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT
NO.		STMDUL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	МАХ	
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 3	Input Current High Level at A <b, a="">B Inputs</b,>	liH1	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 2-4)	-	20	μA
4 to 5	Input Current High Level at A < B, A > B Inputs (Max. Input Voltage)	I _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 2-4)	-	100	μΑ
6 to 14	Input Current High Level at All Other Inputs	l _{IH3}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-3-9-10-11-12-13- 14-15)	-	60	μA
15 to 23	Input Current High Level at All Other Inputs (Max. Input Voltage)	I _{IH4}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 1-3-9-10-11-12-13- 14-15)	-	300	μA
24 to 34	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{CC} = 4.5V, I _{IN} =18mA Note 2 (Pins 1-2-3-4-9-10-11-12- 13-14-15)	-	- 1.5	V
35 to 36	Input Current Low Level at A <b, a="">B Inputs</b,>	I _{IL1}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 2-4)	-	-0.4	mA
37 to 45	Input Current Low Level at All Other Inputs	I _{IL2}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 1-3-9-10-11-12-13- 14-15)	1	-1.2	mA
46 to 73	Output Voltage Low Level	V _{OL}	3007	4(d)	$V_{CC} = 4.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, I_{OL} = 4.0mA$ (Pins 5-6-7)	-	0.4	V
74 to 87	Output Voltage High Level	V _{OH}	3006	4(e)	$V_{CC} = 4.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, I_{OH} = -400\mu A$ (Pins 5-6-7)	2.5	-	V
88 to 90	Output Current Short Circuit	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 5-6-7)	-20	- 100	mA
91	Supply Current	lcc	3005	4(g)	V _{CC} = 5.5V Note 4 (Pin 16)	-	20	mA



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

No	No. CHARACTERISTICS		TEST METHOD TES				LIMITS	
NO.		HARACTERISTICS SYMBOL IML THOD FLST (PINS UNDER TEST) MIL-STD FIG. (NOTE 5)			MIN	MAX	UNIT	
92 to 123	Low to High Level, A or B to A <b, a="">B</b,>	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$	-	36	ns
123	High to Low Level, A or B to A <b, a="">B</b,>	t _{PHL}			(Pins 5-7)	-	30	
124 to 139	Low to High Level, A or B to A=B	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$	-	45	ns
103	High to Low Level, A or B to A=B	t _{PHL}			(Pin 6)	-	45	
140 to 143	Low to High Level, A <b, a="" to="">B</b,>	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$	-	22	ns
	High to Low Level, A <b, a="" to="">B</b,>	t _{PHL}			(Pin 5)	-	17	
144 to 145	Low to High Level, A=B to A=B	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$	-	20	ns
145	High to Low Level, A = B to A = B	t _{PHL}			(Pin 6)	-	26	
146 to 149	Low to High Level, A>B, A=B to A <b< td=""><td>t_{PLH}</td><td>3003</td><td>4(h)</td><td>$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15nF$</td><td>-</td><td>22</td><td>ns</td></b<>	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15nF$	-	22	ns
143	High to Low Level, t_{PHL} (Pin 7) A>B, A=B to A <b< td=""><td></td><td>-</td><td>17</td><td></td></b<>			-	17			

NOTES

- 1. Go-no-go test with $V_{IL} = 0.3V$; $V_{IH} = 3.0V$; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than one output should be shorted at a time, and only for 1 second maximum.
- 4. I_{CC} is measured with outputs open, A = B grounded and all other inputs at 4.5V.
- 5. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.



•...

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND -55(+5-0) °C


No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STVIBUL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	МАХ	
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 3	Input Current High Level at A <b, a="">B Inputs</b,>	l _{lH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 2-4)	-	20	μΑ
4 to 5	Input Current High Level at A <b, a="">B Inputs (Max. Input Voltage)</b,>	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 2-4)	-	100	μΑ
6 to 14	Input Current High Level at All Other Inputs	I _{IH3}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-3-9-10-11-12-13- 14-15)	-	60	μΑ
15 to 23	Input Current High Level at All Other Inputs (Max. Input Voltage)	I _{IH4}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 1-3-9-10-11-12-13- 14-15)	-	300	μA
24 to 34	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{CC} = 4.5V, I _{IN} = - 18mA Note 2 (Pins 1-2-3-4-9-10-11-12- 13-14-15)	-	- 1.5	V
35 to 36	Input Current Low Level at A <b, a="">B Inputs</b,>	l _{iL1}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 2-4)	-	-0.4	mA
37 to 45	Input Current Low Level at All Other Inputs	I _{IL2}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 1-3-9-10-11-12-13- 14-15)	-	-1.2	mA
46 to 73	Output Voltage Low Level	V _{OL}	3007	4(d)	$V_{CC} = 4.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, I_{OL} = 4.0mA$ (Pins 5-6-7)	-	0.4	V
74 to 87	Output Voltage High Level	V _{OH}	3006	4(e)	$V_{CC} = 4.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, I_{OH} = -400\mu A$ (Pins 5-6-7)	2.5	-	V
88 to 90	Output Current Short Circuit	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 5-6-7)	-20	- 100	mA
91	Supply Current	lcc	3005	4(g)	V _{CC} = 5.5V Note 4 (Pin 16)	-	20	mA



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

FIGURE 4(b) - INPUT CLAMP VOLTAGE



NOTES

1. Each input to be tested separately.

- NOTES
- 1. Each input to be tested separately.

FIGURE 4(c) - LOW LEVEL INPUT CURRENT





FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE



NOTES

1. Each input to be tested separately.

NOTES

1. Test per Truth Table.





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT




NOTES

1. Test per Truth Table.

NOTES

- 1. No more than one output should be shorted at a time.
- 2. V_{IN} data and cascading = 0; V cascading input corresponding to output tested = 2.0V.

FIGURE 4(g) - SUPPLY CURRENT



NOTES

1. See Note 4 for Table 2.





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - DYNAMIC TEST AND SWITCHING WAVEFORMS



NOTES

- 1. Input pulse characteristics: PRR \leq 1.0MHz, t_r \leq 15ns, t_f \leq 6.0ns and t_p = 0.5 μ s.
- 2. All diodes are 1N3064 or 1N916.
- 3. C_L = 15pF minimum, including scope probe, wiring and stray capacitance without package in test fixture.



ISSUE 5

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2 to 3	Input Current High Level	liH1	As per Table 2	As per Table 2	±20 or (1) ±0.5	% µА
35 to 36	Input Current Low Level	Ι _{ΙL}	As per Table 2	As per Table 2	±18	μA
46 to 73	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	mV
74 to 87	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	±240	mV

<u>NOTES</u>

1. Whichever is greater, referred to the initial value.

TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 – 5)	°C
2	Power Supply Voltage	V _{CC}	+5(+0.5-0)	V
3	Pulse Voltage	V _{GEN}	0.5 max. to 3.0 min.	V
4	Frequency	f _{GEN1} f _{GEN2}	100 50 (See Note 1)	Hz
5	Fan-out	-	10	-
6	Rise Time	t _r	50 max.	μs
7	Fall Time	t _f	50 max.	μs
8	Duty Cycle	-	20 min.	%

NOTES

1. Tolerance ±10%.





FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



 $\frac{\text{NOTES}}{1. \text{ R}=1.2\text{k}\Omega.}$



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> <u>SPECIFICATION NO. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ± 3 °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be T_{amb} = +150(+0-5) °C.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHAN	UNIT	
NO.	CHARACTERISTICS	STNDUL	TEST METHOD	CONDITIONS	(Δ)	ABSOLUTE	UNIT
2 to 3	Input Current High Level 1	l _{lH1}	As per Table 2	As per Table 2	<u>±</u> 1.0	-	μА
4 to 5	Input Current High Level 2	I _{IH2}	As per Table 2	As per Table 2	-	100	μA
35 to 36	Input Current Low Level	ΙL	As per Table 2	As per Table 2	<u>+</u> 12	-	μА
46 to 73	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	-	mV
74 to 87	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	±240	-	mV
91	Supply Current	lcc	As per Table 2	As per Table 2	± 20	-	%



e .

No. 9202/031

APPENDIX 'A'

Page 1 of 1

•.. ..

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TIF 50.42-3002.
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TIF 50.42-3002.