

Page 1 of 21

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS QUAD 2-INPUT EXCLUSIVE-OR GATE WITH FULLY BUFFERED OUTPUTS

**BASED ON TYPE 54HC86** 

ESCC Detail Specification No. 9201/119

Issue 5 May 2019





# **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2019. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.

No. 9201/119

PAGE 3

**ISSUE 5** 

# **DOCUMENTATION CHANGE NOTICE**

(Refer to https://escies.org for ESCC DCR content)

| DCR No.        | CHANGE DESCRIPTION                                     |
|----------------|--|
| 1184 1200 1258 | Specification upissued to incorporate changes per DCR. |



# ESCC Detail Specification

No. 9201/119

PAGE 4 ISSUE 5

# **TABLE OF CONTENTS**

|        | TABLE OF CONTENTS   |    |
|--------|---|----|
| 1      | GENERAL   | 5  |
| 1.1    | SCOPE   | 5  |
| 1.2    | APPLICABLE DOCUMENTS  | 5  |
| 1.3    | TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS                  | 5  |
| 1.4    | THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS                 | 5  |
| 1.4.1  | The ESCC Component Number   | 5  |
| 1.4.2  | Component Type Variants   | 5  |
| 1.5    | MAXIMUM RATINGS   | 6  |
| 1.6    | HANDLING PRECAUTIONS  | 6  |
| 1.7    | PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION                       | 7  |
| 1.7.1  | Flat Package (FP) - 14 Pin  | 7  |
| 1.7.2  | Dual-in-line Package (DIP) - 14 Pin                                   | 8  |
| 1.7.3  | Notes to Para. 1.7 Physical Dimensions and Terminal Identification    | 9  |
| 1.8    | FUNCTIONAL DIAGRAM  | 9  |
| 1.9    | PIN ASSIGNMENT  | 9  |
| 1.10   | TRUTH TABLE   | 10 |
| 1.11   | PROTECTION NETWORKS   | 10 |
| 2      | REQUIREMENTS  | 10 |
| 2.1    | GENERAL   | 10 |
| 2.1.1  | Deviations from the Generic Specification                             | 10 |
| 2.2    | MARKING   | 11 |
| 2.3    | ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES            | 11 |
| 2.3.1  | Room Temperature Electrical Measurements                              | 11 |
| 2.3.2  | High and Low Temperatures Electrical Measurements                     | 14 |
| 2.3.3  | Notes to Electrical Measurement Tables                                | 16 |
| 2.4    | PARAMETER DRIFT VALUES  | 17 |
| 2.5    | INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS                    | 18 |
| 2.6    | HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS                      | 18 |
| 2.6.1  | N-Channel HTRB  | 18 |
| 2.6.2  | P-Channel HTRB  | 19 |
| 2.7    | POWER BURN-IN CONDITIONS  | 19 |
| 2.8    | OPERATING LIFE CONDITIONS   | 19 |
| 2.9    | TOTAL DOSE RADIATION TESTING  | 20 |
| 2.9.1  | Bias Conditions and Total Dose Level for Total Dose Radiation Testing | 20 |
| 2.9.2  | Electrical Measurements for Total Dose Radiation Testing              | 20 |
| APPEND | DIX 'A'   | 21 |
|        |   |    |

# 1 **GENERAL**

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

#### 1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000.
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics.

#### 1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

## 1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

# 1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows:

Example: 920111901F

Detail Specification Reference: 9201119

Component Type Variant Number: 01 (as required)
 Total Dose Radiation Level Letter: F (as required)

#### 1.4.2 Component Type Variants

The component type variants applicable to this specification are as follows:

| Variant<br>Number | Based on Type | Case | Terminal Material and Finish | Weight max g | Total Dose Radiation<br>Level Letter |
|-------------------|---------------|------|------------------------------|--------------|--------------------------------------|
| 01                | 54HC86        | FP   | G2                           | 0.7          | F [50kRAD(Si)]                       |
| 02                | 54HC86        | FP   | G4                           | 0.7          | F [50kRAD(Si)]                       |
| 03                | 54HC86        | DIP  | G2                           | 2.2          | F [50kRAD(Si)]                       |
| 04                | 54HC86        | DIP  | G4                           | 2.2          | F [50kRAD(Si)]                       |

The terminal material and finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.

The total dose radiation level letter shall be as defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.



### 1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

| Characteristics                       | Symbols           | Maximum Ratings              | Units | Remarks          |
|---------------------------------------|-------------------|------------------------------|-------|------------------|
| Supply Voltage                        | $V_{DD}$          | -0.5 to 7                    | V     | Note 1           |
| Input Voltage                         | V <sub>IN</sub>   | -0.5 to V <sub>DD</sub> +0.5 | V     | Notes 1, 2       |
| Output Voltage                        | Vouт              | -0.5 to V <sub>DD</sub> +0.5 | V     | Notes 1, 3       |
| Device Power Dissipation (Continuous) | P <sub>D</sub>    | 300                          | mW    | Note 4           |
| Supply Current                        | I <sub>DDop</sub> | 50                           | mA    |                  |
| Operating Temperature Range           | Top               | -55 to +125                  | °C    | T <sub>amb</sub> |
| Storage Temperature Range             | T <sub>stg</sub>  | -65 to +150                  | °C    |                  |
| Soldering Temperature                 | T <sub>sol</sub>  | +265                         | °C    | Note 5           |

# **NOTES:**

- Device is functional for 2V ≤ V<sub>DD</sub> ≤ 6V.
- 2. Input current limited to  $I_{IC} = \pm 20 \text{mA}$ .
- 3. Output current limited to  $I_{OUT} = \pm 25 \text{mA}$ .
- 4. The maximum device dissipation is determined by  $I_{DDop}$  max (50mA) × 6V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.

#### 1.6 HANDLING PRECAUTIONS


These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.


These components are categorised as Class 2 per ESCC Basic Specification No. 23800 with a Minimum Critical Path Failure Voltage of 2500 Volts.



# 1.7 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION Consolidated Notes are given in Para. 1.7.3.

# 1.7.1 Flat Package (FP) - 14 Pin






| Symbols | Dimensi | Dimensions mm |      |  |
|---------|---------|---------------|------|--|
|         | Min     | Max           |      |  |
| А       | 6.75    | 7.06          |      |  |
| В       | 9.76    | 10.14         |      |  |
| С       | 1.49    | 1.95          |      |  |
| D       | 0.1     | 0.15          | 5    |  |
| Е       | 7.5     | 7.75          |      |  |
| F       | 1.27    | BSC           | 3, 6 |  |
| G       | 0.38    | 0.48          | 5    |  |
| Н       | 6       | -             | 5    |  |
| L       | 18.75   | 22            |      |  |
| М       | 0.33    | 0.43          |      |  |
| N       | 4.32 T  | 4.32 TYPICAL  |      |  |



# 1.7.2 <u>Dual-in-line Package (DIP) - 14 Pin</u>



| Symbols | Dimensi | ons mm | Notes |
|---------|---------|--------|-------|
|         | Min     | Max    |       |
| А       | 2.1     | 2.54   |       |
| a1      | 3       | 3.7    |       |
| a2      | 0.63    | 1.14   | 2     |
| В       | 1.82    | 2.23   |       |
| b       | 0.4     | 0.5    | 5     |
| b1      | 1.27 TY | /PICAL | 5     |
| С       | 0.2     | 0.3    | 5     |
| D       | 18.79   | 19.2   |       |
| Е       | 7.36    | 7.87   |       |
| е       | 2.54    | BSC    | 4, 6  |
| e1      | 15.11   | 15.37  |       |
| e2      | 7.62    | 8.12   |       |
| F       | 7.11    | 7.75   |       |
| I       | -       | 3.7    |       |
| K       | 10.9    | 12.1   |       |



# 1.7.3 Notes to Para. 1.7 Physical Dimensions and Terminal Identification

- 1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown.
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 5. All terminals.
- 6. 12 spaces.
- 9. For all pins, either pin shape may be supplied.

# 1.8 FUNCTIONAL DIAGRAM

|    | (1)  |     | _    |     |
|----|------|-----|------|-----|
| 1A |      |     | (3)  | 4)/ |
| 1B | (2)  | = 1 | (3)  | 1Y  |
|    | (4)  |     |      |     |
| 2A | (5)  |     | (6)  | 2Y  |
| 2B | (9)  | •   |      |     |
| 3A | (10) |     | (8)  | 3Y  |
| 3B |      |     |      |     |
| 4A | (12) |     |      |     |
|    | (13) |     | (11) | 4Y  |
| 4B |      | Ì   |      |     |

#### **NOTES:**

1. The package lid for all packages is not connected to any terminal.

#### 1.9 PIN ASSIGNMENT

| Pin | Function  | Pin | Function  |
|-----|-----------|-----|-----------|
| 1   | 1A Input  | 8   | 3Y Output |
| 2   | 1B Input  | 9   | 3A Input  |
| 3   | 1Y Output | 10  | 3B Input  |
| 4   | 2A Input  | 11  | 4Y Output |
| 5   | 2B Input  | 12  | 4A Input  |
| 6   | 2Y Output | 13  | 4B Input  |
| 7   | Vss       | 14  | $V_{DD}$  |



#### 1.10 TRUTH TABLE

- 1. Logic Level Definitions: L = Low Level, H = High Level.
- 2. Positive Logic:  $Y = A \oplus B$ .


**EACH GATE** 


| INP | OUTPUT |   |
|-----|--------|---|
| А   | ĭ      |   |
| L   | L      | L |
| L   | Н      | Н |
| Н   | L      | Н |
| Н   | Н      | L |

#### 1.11 PROTECTION NETWORKS

# **INPUT PROTECTION**

# **OUTPUT PROTECTION**





# 2 **REQUIREMENTS**

# 2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

# 2.1.1 <u>Deviations from the Generic Specification</u>

None.



# 2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) Terminal identification (see Para. 1.7).
- (b) The ESCC qualified components symbol (for ESCC qualified components only).
- (c) The ESCC Component Number (see Para 1.4.1).
- (d) Traceability information.

# 2.3 <u>ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES</u>

Electrical measurements shall be performed at room, high and low temperatures. Consolidated Notes are given in Para. 2.3.3.

#### 2.3.1 Room Temperature Electrical Measurements

The measurements shall be performed at  $T_{amb} = +22 \pm 3^{\circ}C$ .

| Characteristics             | Symbols         | MIL-STD-883 | Test Conditions   | Limits |     | Units |
|-----------------------------|-----------------|-------------|---|--------|-----|-------|
|                             |                 | Test Method | Note 1  | Min    | Max |       |
| Functional Test 1           | -               | 3014        | Verify Truth Table without Load $V_{IL} = 0.3V$ , $V_{IH} = 1.5V$ $V_{DD} = 2V$ , $V_{SS} = 0V$ $t_r < 1\mu s$ , Note 2                   | -      | -   | -     |
| Functional Test 2           | -               | 3014        | Verify Truth Table without Load $V_{IL} = 0.9V$ , $V_{IH} = 3.15V$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ $t_r = t_f < 500ns$ Note 2             | -      | -   | -     |
| Functional Test 3           |                 | 3014        | Verify Truth Table<br>without Load<br>$V_{IL} = 1.2V$ , $V_{IH} = 4.2V$<br>$V_{DD} = 6V$ , $V_{SS} = 0V$<br>$t_r = t_f < 400ns$<br>Note 2 | -      | -   | -     |
| Quiescent Current           | l <sub>DD</sub> | 3005        | $V_{IL} = 0V$ , $V_{IH} = 6V$<br>$V_{DD} = 6V$ , $V_{SS} = 0V$<br>All Outputs Open<br>Note 3  | -      | 100 | nA    |
| Low Level Input<br>Current  | lı∟             | 3009        | V <sub>IN</sub> (Under Test) = 0V<br>V <sub>IN</sub> (Remaining Inputs)<br>= 6V<br>V <sub>DD</sub> = 6V, V <sub>SS</sub> = 0V             | -      | -50 | nA    |
| High Level Input<br>Current | Іін             | 3010        | V <sub>IN</sub> (Under Test) = 6V<br>V <sub>IN</sub> (Remaining Inputs)<br>= 0V<br>V <sub>DD</sub> = 6V,V <sub>SS</sub> = 0V              | -      | 50  | nA    |



No. 9201/119

| Characteristics                | Symbols          | MIL-STD-883 | Test Conditions  | Limits |     | Units |
|--------------------------------|------------------|-------------|--|--------|-----|-------|
|                                |                  | Test Method | Note 1   | Min    | Max |       |
| Low Level Output<br>Voltage 1  | V <sub>OL1</sub> | 3007        | Gate Under Test:<br>$V_{IN} = 1.5V$ , $I_{OL} = 20\mu A$<br>All Other Gates:<br>$V_{IN} = 0V$<br>$V_{DD} = 2V$ , $V_{SS} = 0V$                               | -      | 100 | mV    |
| Low Level Output<br>Voltage 2  | V <sub>OL2</sub> | 3007        | Gate Under Test:<br>$V_{IN} = 3.15V$ , $I_{OL} = 20\mu A$<br>All Other Gates:<br>$V_{IN} = 0V$<br>$V_{DD} = 4.5V$ , $V_{SS} = 0V$                            | -      | 100 | mV    |
| Low Level Output<br>Voltage 3  | V <sub>OL3</sub> | 3007        | Gate Under Test:<br>$V_{IN} = 4.2V$ , $I_{OL} = 20\mu A$<br>All Other Gates:<br>$V_{IN} = 0V$<br>$V_{DD} = 6V$ , $V_{SS} = 0V$                               | -      | 100 | mV    |
| Low Level Output<br>Voltage 4  | V <sub>OL4</sub> | 3007        | Gate Under Test:<br>$V_{IN} = 3.15V$ , $I_{OL} = 4mA$<br>All Other Gates:<br>$V_{IN} = 0V$<br>$V_{DD} = 4.5V$ , $V_{SS} = 0V$                                | -      | 260 | mV    |
| Low Level Output<br>Voltage 5  | V <sub>OL5</sub> | 3007        | Gate Under Test:<br>$V_{IN} = 4.2V$ , $I_{OL} = 5.2mA$<br>All Other Gates:<br>$V_{IN} = 0V$<br>$V_{DD} = 6V$ , $V_{SS} = 0V$                                 | -      | 260 | mV    |
| High Level Output<br>Voltage 1 | V <sub>OH1</sub> | 3006        | Gate Under Test:<br>$V_{IN1} = 1.5V$ ,<br>$V_{IN2} = 0.3V$ ,<br>$I_{OH} = -20\mu A$<br>All Other Gates:<br>$V_{IN} = 0V$<br>$V_{DD} = 2V$ , $V_{SS} = 0V$    | 1.9    | -   | V     |
| High Level Output<br>Voltage 2 | V <sub>OH2</sub> | 3006        | Gate Under Test:<br>$V_{IN1} = 3.15V$ ,<br>$V_{IN2} = 0.9V$ ,<br>$I_{OH} = -20\mu A$<br>All Other Gates:<br>$V_{IN} = 0V$<br>$V_{DD} = 4.5V$ , $V_{SS} = 0V$ | 4.4    | -   | V     |
| High Level Output<br>Voltage 3 | V <sub>ОНЗ</sub> | 3006        | Gate Under Test:<br>$V_{IN1} = 4.2V$ ,<br>$V_{IN2} = 1.2V$ ,<br>$I_{OH} = -20\mu A$<br>All Other Gates:<br>$V_{IN} = 0V$<br>$V_{DD} = 6V$ , $V_{SS} = 0V$    | 5.9    | -   | V     |



| Characteristics                               | Symbols          | MIL-STD-883 | Test Conditions  | Lin   | nits  | Units |
|---|------------------|-------------|--|-------|-------|-------|
|   |                  | Test Method | Note 1   | Min   | Max   |       |
| High Level Output<br>Voltage 4                | Vон4             | 3006        | Gate Under Test:<br>$V_{IN1} = 3.15V$ ,<br>$V_{IN2} = 0.9V$ ,<br>$I_{OH} = -4mA$<br>All Other Gates:<br>$V_{IN} = 0V$<br>$V_{DD} = 4.5V$ , $V_{SS} = 0V$   | 3.98  | -     | V     |
| High Level Output<br>Voltage 5                | Vонs             | 3006        | Gate Under Test:<br>$V_{IN1} = 4.2V$ ,<br>$V_{IN2} = 1.2V$ ,<br>$I_{OH} = -5.2mA$<br>All Other Gates:<br>$V_{IN} = 0V$<br>$V_{DD} = 6V$ , $V_{SS} = 0V$  | 5.48  | -     | >     |
| Threshold Voltage<br>N-Channel                | V <sub>THN</sub> |             | 1A Input at Ground<br>All Other Inputs:<br>V <sub>IN</sub> = 5V<br>V <sub>DD</sub> = 5V, I <sub>SS</sub> = -10µA   | -0.45 | -1.45 | \<br> |
| Threshold Voltage<br>P-Channel                | V <sub>ТНР</sub> | -           | 1A and 1B Inputs at Ground All Other Inputs: V <sub>IN</sub> = -5V V <sub>SS</sub> = -5V, I <sub>DD</sub> = 10µA   | 0.45  | 1.35  | V     |
| Input Clamp<br>Voltage 1, to Vss              | V <sub>IC1</sub> | -           | I <sub>IN</sub> (Under Test) =<br>-100µA<br>V <sub>DD</sub> = Open, V <sub>SS</sub> = 0V<br>All Other Pins Open  | -400  | -900  | mV    |
| Input Clamp<br>Voltage 2, to V <sub>DD</sub>  | V <sub>IC2</sub> | -           | $I_{IN}$ (Under Test) =<br>100 $\mu$ A<br>$V_{DD}$ = 0V, $V_{SS}$ = Open<br>All Other Pins Open  | 400   | 900   | mV    |
| Input Capacitance                             | C <sub>IN</sub>  | 3012        | $V_{IN}$ (Not Under Test) = 0V<br>$V_{DD} = V_{SS} = 0V$<br>f = 100kHz to 1MHz<br>Note 4   | -     | 10    | pF    |
| Propagation Delay<br>Low to High,<br>1A to 1Y | tрLH             | 3003        | Gate Under Test:<br>$V_{IN1}$ = Pulse Generator<br>$V_{IN2}$ = $V_{DD}$<br>$V_{IN}$ (Remaining Inputs)<br>= $0V$<br>$V_{IL}$ = $0V$ , $V_{IH}$ = $4.5V$<br>$V_{DD}$ = $4.5V$ , $V_{SS}$ = $0V$<br>Note $5$ | -     | 20    | ns    |



| Characteristics                               | Symbols          | MIL-STD-883 | Test Conditions  | Limits |     | Units |
|---|------------------|-------------|--|--------|-----|-------|
|   |                  | Test Method | Note 1   | Min    | Max |       |
| Propagation Delay<br>High to Low,<br>1A to 1Y | t <sub>PHL</sub> | 3003        | Gate Under Test:<br>$V_{IN1}$ = Pulse Generator<br>$V_{IN2}$ = $V_{DD}$<br>$V_{IN}$ (Remaining Inputs)<br>= $0V$<br>$V_{IL}$ = $0V$ , $V_{IH}$ = $4.5V$<br>$V_{DD}$ = $4.5V$ , $V_{SS}$ = $0V$<br>Note $5$ | -      | 20  | ns    |
| Transition Time<br>Low to High                | tт∟н             | 3004        | Gate Under Test:<br>$V_{IN1}$ = Pulse Generator<br>$V_{IN2}$ = $V_{DD}$<br>$V_{IN}$ (Remaining Inputs)<br>= $0V$<br>$V_{IL}$ = $0V$ , $V_{IH}$ = $4.5V$<br>$V_{DD}$ = $4.5V$ , $V_{SS}$ = $0V$<br>Note $5$ | -      | 15  | ns    |
| Transition Time<br>High to Low                | tтн∟             | 3004        | Gate Under Test:  VIN1 = Pulse Generator  VIN2 = VDD  VIN (Remaining Inputs)  = 0V  VIL = 0V, VIH = 4.5V   | -      | 15  | ns    |

 $V_{DD} = 4.5V, V_{SS} = 0V$ 

Note 5

# 2.3.2 <u>High and Low Temperatures Electrical Measurements</u>

The measurements shall be performed at  $T_{amb} = +125 (+0.5)^{\circ}C$  and  $T_{amb} = -55 (+5.0)^{\circ}C$ .

| Characteristics   | Symbols MIL-STD-883 | Test Conditions | Limits  |     | Units |   |
|-------------------|---------------------|-----------------|---|-----|-------|---|
|                   |                     | Test Method     | Note 1  | Min | Max   |   |
| Functional Test 1 | -                   | 3014            | Verify Truth Table without Load $V_{IL} = 0.3V$ , $V_{IH} = 1.5V$ $V_{DD} = 2V$ , $V_{SS} = 0V$ $t_r < 1\mu s$ , Note 2       | ,   | -     | - |
| Functional Test 2 | -                   | 3014            | Verify Truth Table without Load $V_{IL} = 0.9V$ , $V_{IH} = 3.15V$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ $t_r = t_f < 500ns$ Note 2 | -   | -     | - |
| Functional Test 3 | -                   | 3014            | Verify Truth Table without Load $V_{IL} = 1.2V$ , $V_{IH} = 4.2V$ $V_{DD} = 6V$ , $V_{SS} = 0V$ $t_r = t_f < 400$ ns Note 2   | -   | -     | - |



No. 9201/119

| Characteristics                |                  |             | Lin   | nits | Units |    |
|--------------------------------|------------------|-------------|---|------|-------|----|
|                                |                  | Test Method | Note 1  | Min  | Max   |    |
| Quiescent Current              | I <sub>DD</sub>  | 3005        | $V_{IL} = 0V, V_{IH} = 6V$<br>$V_{DD} = 6V, V_{SS} = 0V$<br>All Outputs Open<br>Note 3  | -    | 2     | μA |
| Low Level Input<br>Current     | lıL              | 3009        | V <sub>IN</sub> (Under Test) = 0V<br>V <sub>IN</sub> (Remaining Inputs)<br>= 6V<br>V <sub>DD</sub> = 6V, V <sub>SS</sub> = 0V                                 | -    | -1    | μA |
| High Level Input<br>Current    | Іін              | 3010        | V <sub>IN</sub> (Under Test) = 6V<br>V <sub>IN</sub> (Remaining Inputs)<br>= 0V<br>V <sub>DD</sub> = 6V, V <sub>SS</sub> = 0V                                 | -    | 1     | μA |
| Low Level Output<br>Voltage 1  | Vol1             | 3007        | Gate Under Test:<br>$V_{IN} = 1.5V$ , $I_{OL} = 20\mu A$<br>All Other Gates:<br>$V_{IN} = 0V$<br>$V_{DD} = 2V$ , $V_{SS} = 0V$                                | -    | 100   | mV |
| Low Level Output<br>Voltage 2  | Vol2             | 3007        | Gate Under Test:<br>$V_{IN} = 3.15V$ , $I_{OL} = 20\mu A$<br>All Other Gates:<br>$V_{IN} = 0V$<br>$V_{DD} = 4.5V$ , $V_{SS} = 0V$                             | -    | 100   | mV |
| Low Level Output<br>Voltage 3  | V <sub>OL3</sub> | 3007        | Gate Under Test:<br>$V_{IN} = 4.2V$ , $I_{OL} = 20\mu A$<br>All Other Gates:<br>$V_{IN} = 0V$<br>$V_{DD} = 6V$ , $V_{SS} = 0V$                                | -    | 100   | mV |
| Low Level Output<br>Voltage 4  | V <sub>OL4</sub> | 3007        | Gate Under Test:<br>$V_{IN} = 3.15V$ , $I_{OL} = 4mA$<br>All Other Gates:<br>$V_{IN} = 0V$<br>$V_{DD} = 4.5V$ , $V_{SS} = 0V$                                 | -    | 400   | mV |
| Low Level Output<br>Voltage 5  | V <sub>OL5</sub> | 3007        | Gate Under Test:<br>V <sub>IN</sub> = 4.2V, I <sub>OL</sub> = 5.2mA<br>All Other Gates:<br>V <sub>IN</sub> = 0V<br>V <sub>DD</sub> = 6V, V <sub>SS</sub> = 0V | -    | 400   | mV |
| High Level Output<br>Voltage 1 | Vон1             | 3006        | Gate Under Test:<br>$V_{IN1} = 1.5V$ ,<br>$V_{IN2} = 0.3V$ ,<br>$I_{OH} = -20\mu A$<br>All Other Gates:<br>$V_{IN} = 0V$<br>$V_{DD} = 2V$ , $V_{SS} = 0V$     | 1.9  | -     | V  |



| Characteristics                              | Characteristics Symbols MIL-STD-883 Test Condition Note 1 |      | Test Conditions  | Limits |      | Units |
|--|---|------|--|--------|------|-------|
|  |   |      | Note 1   | Min    | Max  |       |
| High Level Output<br>Voltage 2               | V <sub>OH2</sub>  | 3006 | Gate Under Test:<br>$V_{IN1} = 3.15V$ ,<br>$V_{IN2} = 0.9V$ ,<br>$I_{OH} = -20\mu A$<br>All Other Gates:<br>$V_{IN} = 0V$<br>$V_{DD} = 4.5V$ , $V_{SS} = 0V$ | 4.4    | -    | V     |
| High Level Output<br>Voltage 3               | Vонз  | 3006 | Gate Under Test:<br>$V_{IN1} = 4.2V$ ,<br>$V_{IN2} = 1.2V$ ,<br>$I_{OH} = -20\mu A$<br>All Other Gates:<br>$V_{IN} = 0V$<br>$V_{DD} = 6V$ , $V_{SS} = 0V$    | 5.9    | -    | V     |
| High Level Output<br>Voltage 4               | Vон4  | 3006 | Gate Under Test:<br>$V_{IN1} = 3.15V$ ,<br>$V_{IN2} = 0.9V$ ,<br>$I_{OH} = -4mA$<br>All Other Gates:<br>$V_{IN} = 0V$<br>$V_{DD} = 4.5V$ , $V_{SS} = 0V$     | 3.7    | -    | V     |
| High Level Output<br>Voltage 5               | Vонs  | 3006 | Gate Under Test:<br>$V_{IN1} = 4.2V$ ,<br>$V_{IN2} = 1.2V$ ,<br>$I_{OH} = -5.2mA$<br>All Other Gates:<br>$V_{IN} = 0V$<br>$V_{DD} = 6V$ , $V_{SS} = 0V$      | 5.2    | -    | V     |
| Input Clamp<br>Voltage 1, to Vss             | V <sub>IC1</sub>  | -    | I <sub>IN</sub> (Under Test) =<br>-100µA<br>V <sub>DD</sub> = Open, V <sub>SS</sub> = 0V<br>All Other Pins Open  | -0.1   | -1.2 | V     |
| Input Clamp<br>Voltage 2, to V <sub>DD</sub> | V <sub>IC2</sub>  | -    | I <sub>IN</sub> (Under Test) =<br>100μA<br>V <sub>DD</sub> = 0V, V <sub>SS</sub> = Open<br>All Other Pins Open   | 0.1    | 1.2  | V     |

# 2.3.3 Notes to Electrical Measurement Tables

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic, inputs not under test shall be  $V_{IN} = V_{SS}$  or  $V_{DD}$  and outputs not under test shall be open.
- 2. Functional tests shall be performed with f = 10kHz (min). The maximum time to output comparator strobe =  $30\mu s$ .
- 3. Quiescent Current shall be tested using the following input conditions:
  - (a) A inputs =  $V_{IH}$ ; B inputs =  $V_{IL}$
  - (b) A inputs =  $V_{IL}$ ; B inputs =  $V_{IH}$
  - (c) A inputs = B inputs =  $V_{IH}$
  - (d) A inputs = B inputs =  $V_{IL}$
- 4. Guaranteed but not tested.



5. Measurements shall be performed as a go-no-go test on a 100% basis. Read and record measurements shall be performed on a sample of 5 components.

The pulse generator shall have the following characteristics:

 $V_{\text{GEN}}=0$  to  $V_{\text{DD}}$ ;  $f_{\text{GEN}}=1\text{MHz}$  minimum;  $t_r$  and  $t_f \leq 6\text{ns}$  (10% to 90%); duty cycle = 50%;  $Z_{\text{out}}=50\Omega$ . Output load capacitance  $C_L=50\text{pF}$  ±5% including scope probe, wiring and stray capacitance without component in the test fixture and output load resistance  $R_L=1\text{k}\Omega$  ±5%.

Propagation delay shall be measured referenced to the 50% input and output voltages.

Transition time shall be measured referenced to the 10% and 90% output voltage.

# 2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.3.1 Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

| Characteristics             | Symbols          |            | Limits |       | Units |
|-----------------------------|------------------|------------|--------|-------|-------|
|                             |                  | Drift      | Abso   | olute |       |
|                             |                  | Value<br>Δ | Min    | Max   |       |
| Quiescent Current           | I <sub>DD</sub>  | ±30        | -      | 100   | nA    |
| Low Level Input Current     | IIL              | ±20        | -      | -50   | nA    |
| High Level Input Current    | Іін              | ±20        | -      | 50    | nA    |
| Low Level Output Voltage 4  | V <sub>OL4</sub> | ±26        | -      | 260   | mV    |
| High Level Output Voltage 4 | V <sub>OH4</sub> | ±0.2       | 3.98   | -     | V     |
| Threshold Voltage N-Channel | V <sub>THN</sub> | ±0.3       | -0.45  | -1.45 | V     |
| Threshold Voltage P-Channel | V <sub>THP</sub> | ±0.3       | 0.45   | 1.35  | V     |

#### NOTES:

1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.



# 2.5 <u>INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS</u>

Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$ °C.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.3.1 Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic where specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

| Characteristics             | Symbols          |            | Units |       |    |
|-----------------------------|------------------|------------|-------|-------|----|
|                             |                  | Drift      | Abso  | olute |    |
|                             |                  | Value<br>Δ | Min   | Max   |    |
| Functional Test 1           | -                | -          | -     | -     | -  |
| Functional Test 2           | -                | -          | -     | -     | -  |
| Functional Test 3           | -                | -          | -     | -     | -  |
| Quiescent Current           | I <sub>DD</sub>  | ±30        | -     | 100   | nA |
| Low Level Input Current     | I <sub>IL</sub>  | ±20        | ı     | -50   | nA |
| High Level Input Current    | I <sub>IH</sub>  | ±20        | ı     | 50    | nA |
| Low Level Output Voltage 4  | V <sub>OL4</sub> | ±26        | 1     | 260   | mV |
| Low Level Output Voltage 5  | V <sub>OL5</sub> | ±26        | ı     | 260   | mV |
| High Level Output Voltage 4 | V <sub>OH4</sub> | ±0.2       | 3.98  | ı     | V  |
| High Level Output Voltage 5 | V <sub>OH5</sub> | ±0.2       | 5.48  | -     | V  |
| Threshold Voltage N-Channel | V <sub>THN</sub> | ±0.3       | -0.45 | -1.45 | V  |
| Threshold Voltage P-Channel | $V_{THP}$        | ±0.3       | 0.45  | 1.35  | V  |

## **NOTES:**

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- 2. The drift values ( $\Delta$ ) are applicable to the Operating Life test only.

# 2.6 <u>HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS</u>

# 2.6.1 N-Channel HTRB

| Characteristics         | Symbols          | Test Conditions         | Units |
|-------------------------|------------------|-------------------------|-------|
| Ambient Temperature     | T <sub>amb</sub> | +125 (+0 -5)            | °C    |
| Outputs Y (all gates)   | Vout             | Open or V <sub>SS</sub> | V     |
| Inputs A, B (all gates) | V <sub>IN</sub>  | $V_{SS}$                | V     |
| Positive Supply Voltage | $V_{DD}$         | 6 (+0 -0.5)             | V     |
| Negative Supply Voltage | Vss              | 0                       | V     |
| Duration                | t                | 72                      | Hours |

#### NOTES:

- 1. Input Protection Resistor =  $680\Omega$  min to  $47k\Omega$  max.
- 2. Output Load = 1kΩ min to 10kΩ max.



# 2.6.2 P-Channel HTRB

| Characteristics         | Symbols          | Test Conditions         | Units |
|-------------------------|------------------|-------------------------|-------|
| Ambient Temperature     | T <sub>amb</sub> | +125 (+0 -5)            | °C    |
| Outputs Y (all gates)   | Vоит             | Open or V <sub>DD</sub> | V     |
| Inputs A, B (all gates) | V <sub>IN</sub>  | V <sub>DD</sub>         | V     |
| Positive Supply Voltage | $V_{DD}$         | 6 (+0 -0.5)             | V     |
| Negative Supply Voltage | V <sub>SS</sub>  | 0                       | V     |
| Duration                | t                | 72                      | Hours |

# NOTES:

- 1. Input Protection Resistor =  $680\Omega$  min to  $47k\Omega$  max.
- 2. Output Load =  $1k\Omega$  min to  $10k\Omega$  max.

# 2.7 POWER BURN-IN CONDITIONS

| Characteristics             | Symbols          | Test Conditions   | Units |
|-----------------------------|------------------|---|-------|
| Ambient Temperature         | T <sub>amb</sub> | +125 (+0 -5)  | °C    |
| Outputs Y (all gates)       | Vout             | $V_{DD}$  | V     |
| Inputs A (all gates)        | VIN              | $V_{DD}$  | V     |
| Inputs B (all gates)        | Vin              | Vgen  | V     |
| Pulse Voltage               | $V_{GEN}$        | 0V to V <sub>DD</sub>                                     | V     |
| Pulse Frequency Square Wave | fgen             | 100k ±10%<br>50 ±15% Duty Cycle<br>$t_r = t_f \le 400$ ns | Hz    |
| Positive Supply Voltage     | $V_{DD}$         | 6 (+0 -0.5)   | V     |
| Negative Supply Voltage     | V <sub>SS</sub>  | 0   | V     |

# NOTES:

- 1. Input Protection Resistor =  $680\Omega$  min to  $47k\Omega$  max.
- 2. Output Load = 1kΩ min to 10kΩ max.

# 2.8 OPERATING LIFE CONDITIONS

The conditions shall be as specified in Para. 2.7 Power Burn-in.



# 2.9 TOTAL DOSE RADIATION TESTING

# 2.9.1 <u>Bias Conditions and Total Dose Level for Total Dose Radiation Testing</u> Continuous bias shall be applied during irradiation testing as specified below.

The total dose level applied shall be as specified in Para. 1.4.2 or in the Purchase Order.

| Characteristics         | Symbols          | Test Conditions | Units |
|-------------------------|------------------|-----------------|-------|
| Ambient Temperature     | T <sub>amb</sub> | +22 ±3          | °C    |
| Outputs Y (all gates)   | Vоит             | Open            |       |
| Inputs A, B (all gates) | Vin              | $V_{DD}$        | V     |
| Positive Supply Voltage | $V_{DD}$         | 6 ±0.3          | V     |
| Negative Supply Voltage | Vss              | 0               | V     |

#### **NOTES:**

#### 2.9.2 <u>Electrical Measurements for Total Dose Radiation Testing</u>

Prior to irradiation testing the devices shall have successfully met Para. 2.3.1 Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at  $T_{amb} = +22 \pm 3$ °C.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.3.1 Room Temperature Electrical Measurements.

The parameters to be measured during and on completion of irradiation testing are shown below.

Unless otherwise specified all inputs and outputs shall be tested for each characteristic.

| Characteristics             | Symbols          |             | Limits |       | Units |
|-----------------------------|------------------|-------------|--------|-------|-------|
|                             |                  | Drift       | Abso   | olute |       |
|                             |                  | Values<br>Δ | Min    | Max   |       |
| Quiescent Current           | I <sub>DD</sub>  | -           | •      | 10    | μΑ    |
| Threshold Voltage N-Channel | $V_{THN}$        | ±0.6        | -0.4   | -1.5  | ٧     |
| Threshold Voltage P-Channel | V <sub>THP</sub> | ±0.6        | 0.4    | 1.4   | ٧     |

<sup>1.</sup> Input Protection Resistor =  $680\Omega$  min to  $47k\Omega$  max.



# APPENDIX 'A' AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

| ITEMS AFFECTED  | DESCRIPTION OF DEVIATIONS  |
|---|--|
| Para. 2.1.1 Deviations from<br>the Generic Specification:<br>Deviations from Production<br>Control - Chart F2 | Total Dose Radiation Testing: The following deviation from the procedures for qualification and procurement lot acceptance in ESCC Basic Specification No. 22900 shall apply: The radiation exposure and test sequence requirements including radiation levels, time intervals for measurement, and the flow chart for qualification and lot acceptance testing, may be replaced by the requirements of ST radiation test procedure 0043082. |
| Para. 2.1.1 Deviations from the Generic Specification:  | External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).  |
| Deviations from Screening<br>Tests - Chart F3   | High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.  |
|   | Power Burn-in test is performed using STMicroelectronics Specification Ref: 0019255.   |
|   | Solderability is not applicable unless specifically stipulated in the Purchase Order.  |
| Para. 2.1.1 Deviations from the Generic Specification:  | External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).  |
| Deviations from<br>Qualification and Periodic<br>Tests - Chart F4   | Operating Life: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.   |
| Para. 2.3.1 Room<br>Temperature Electrical<br>Measurements  | All AC characteristics (Capacitance and Timings) may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes AC characteristic measurements per the Detail Specification.   |
|   | A summary of the pilot lot testing shall be provided if required by the Purchase Order.  |
| Para. 2.3.2 High and Low<br>Temperatures Electrical<br>Measurements   | High and Low Temperatures Electrical Measurements may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes High and Low Temperatures Electrical Measurements per the Detail Specification.   |
|   | A summary of the pilot lot testing shall be provided if required by the Purchase Order.  |