

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HEX BUS DRIVER WITH 3-STATE OUTPUTS, BASED ON TYPE 54LS367A

ESCC Detail Specification No. 9202/054

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 29

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HEX BUS DRIVER WITH 3-STATE OUTPUTS, BASED ON TYPE 54LS367A

ESA/SCC Detail Specification No. 9202/054



space components coordination group

		Appr	Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 4	January 1994	Tomores	Flech	
Revision 'A'	January 1995	Pomomen's	W vom	



Rev. 'A'

PAGE 2

ISSUE 4

DOCUMENTATION CHANGE NOTICE

	DOCUMENTATION CHANGE NOTICE					
Rev.	Rev.		CHANGE	Approved		
Letter	Date	Reference	Item	DCR No.		
Lotto	Date	11010101100	itom.	2011101		
		Revisions 'A', 'B' and	es Issue 3 and incorporates all modifications defined in 'C' to Issue 3 and the following DCR's:-	Niere		
Ì			: "SN" deleted from 'Based on Type'	None		
	}	DCN	. Load Material and/or Finish amonded for evicting	None 22881		
		Table 1(a)	: Lead Material and/or Finish amended for existing Variants			
			: Variants 11 and 12 added	22881		
		Table 1(b)	: No. 2, in Remarks, Note No. amended to "1"	23573		
			: No. 3, in Remarks, Note No. amended to "2"	23573		
			: No. 6, existing temperature specified for DIL/FP	23573		
			, new temperature and Note reference added for CCP	23573		
	İ		: Note 1 renumbered as "2"	23573		
		1	: Note 2 renumbered as "3" and text amended	23573		
			: Note 3 renumbered as "1"	23573		
			: New Note 4 added	23573		
		Figures 2(a), (b)	: Drawing and Table amended	221033		
			: Imperial dimensions deleted	22881		
		Figures 2(b), (c)	: Reference to Note 6 amended to "Note 10"	23519		
		Figure 2(d)	: New figure added	22881		
		Notes to Figures	: Title of the notes amended	22881		
			: Note 1, last sentence added	22881 22881		
			: Note 8, 'or terminals' added : Note 9, rewritten	22881		
			: Notes 11 and 12 added	22881		
•		Figure 3(a)	: Figure for chip carrier package added	22881		
		I igule 3(a)	: Subtitles added above both drawings	22881		
			: Comparison table added	22881		
			: Note 1 added	22881		
		Figure 3(b)	: Note added	23519		
		Para. 4.2.2		21048		
		Para. 4.2.4	: Deviation deleted, "None" added	22919		
		Para. 4.2.5	: Deviation deleted, "None" added	22919		
		Para. 4.3.2	: Paragraph rewritten	23460		
		Para. 4.4.2	: Paragraph rewritten	22881		
		Para. 4.5.2	: Paragraph rewritten	22881		
1		Para. 4.5.3	: Paragraph standardised	23519		
		Para. 4.6.3	: "and functional test sequence" deleted	23519		
		Para. 4.7.1	: "T _{amb} " added before " + 22 ± 3°C"	23519		
		Paras. 4.7.2 & 4.7.3	: In title and paragraph, "burn-in" amended to read "power burn-in"	23519		
		Table 2	: No. 95 to 99, renumbered to "95 to 100"	23633		
1			: No. 100 to 105, renumbered to "101 to 106"	23633		
		Para. 4.8	: Title amended	23519		
		Table 6	: No. 36 to 39, renumbered to "34 to 39"	23633		
, , ,	lor 'Or	D1 Cover Base		None		
'A'	Jan. '95	P1. Cover Page P2. DCN		None		
			· Maximum waights amandad	221047		
	<u> </u>	P15. Para. 4.3.2	: Maximum weights amended	221041		



PAGE 3

ISSUE 4

TABLE OF CONTENTS

1.1 Scope 5 1.2 Component Type Variants 5 1.3 Maximum Ratings 5 1.4 Parameter Derating Information 5 1.5 Physical Dimensions 5 1.6 Pin Assignment 5 1.7 Truth Table 5 1.8 Circut Schematic 5 1.9 Functional Diagram 5 2. APPLICABLE DOCUMENTS 14 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 14 4. REQUIREMENTS 14 4.1 General 14 4.2 Deviations from Generic Specification 14 4.2.1 Deviations from Generic Specification 14 4.2.1 Deviations from Burn-in Tests 14 4.2.2 Deviations from Burn-in Tests 14 4.2.3 Deviations from Burn-in Tests 14 4.2.4 Deviations from Coulaffication Tests 14 4.3 Mechanical Requirements 15 4.3	1.	GENERAL	<u>Page</u> 5
1.2 Component Type Variants 5 1.3 Maximum Ratings 5 1.4 Parameter Derating Information 6 1.5 Physical Dimensions 5 1.6 Pin Assignment 5 1.7 Truth Table 5 1.8 Circuit Schematic 5 1.9 Functional Diagram 5 2. APPLICABLE DOCUMENTS 14 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 14 4. REQUIREMENTS 14 4.1 General 14 4.2 Deviations from Generic Specification 14 4.2.1 Deviations from Special In-process Controls 14 4.2.2 Deviations from Burn-in Tests 14 4.2.3 Deviations from Burn-in Tests 14 4.2.4 Deviations from Qualification Tests 14 4.2.5 Deviations from Lot Acceptance Tests 14 4.3 Mechanical Requirements 15 4.3.1 Dimension Check 15 <td>1.1</td> <td>Scope</td> <td>5</td>	1.1	Scope	5
1.3 Maximum Ratings 5 1.4 Parameter Derating Information 5 1.5 Physical Dimensions 5 1.6 Pin Assignment 5 1.7 Truft Table 5 1.8 Circuit Schematic 5 1.9 Functional Diagram 5 2. APPLICABLE DOCUMENTS 14 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 14 4. REQUIREMENTS 14 4.1 General 14 4.1 General 14 4.2.1 Deviations from Generic Specification 14 4.2.2 Deviations from Final Production Tests 14 4.2.1 Deviations from Final Production Tests 14 4.2.2 Deviations from Burn-in Tests 14 4.2.3 Deviations from Lot Acceptance Tests 14 4.2.5 Deviations from Lot Acceptance Tests 14 4.3.1 Dimension Check 15 4.3.2 Weight 15	1.2	·	
1.4 Parameter Derating Information 5 1.5 Physical Dimensions 5 1.6 Pin Assignment 5 1.7 Truth Table 5 1.8 Circuit Schematic 5 1.9 Functional Diagram 5 2. APPLICABLE DOCUMENTS 14 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 14 4. REQUIREMENTS 14 4.1 General 14 4.2 Deviations from Generic Specification 14 4.2.1 Deviations from Special In-process Controls 14 4.2.2.1 Deviations from Special In-process Controls 14 4.2.2.1 Deviations from Final Production Tests 14 4.2.2.1 Deviations from Dual Infraction Tests 14 4.2.2.1 Deviations from Underties 14 4.2.2.1 Deviations from Lot Acceptance Tests 14 4.2.2.1 Deviations from Lot Acceptance Tests 14 4.3.1 Dimension Check 15 4.3.2		· · · · · · · · · · · · · · · · · · ·	
1.5 Physical Dimensions 5 1.6 Pin Assignment 5 1.7 Truth Table 5 1.8 Circuit Schematic 5 1.9 Functional Diagram 5 2. APPLICABLE DOCUMENTS 14 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 14 4. REQUIREMENTS 14 4.1 General 14 4.2 Deviations from Generic Specification 14 4.2.1 Deviations from Special In-process Controls 14 4.2.1 Deviations from Special In-process Controls 14 4.2.2 Deviations from Final Production Tests 14 4.2.3 Deviations from Qualification Tests 14 4.2.4 Deviations from Lot Acceptance Tests 14 4.3 Mechanical Requirements 15 4.3 Mechanical Requirements 15 4.3 Weight 15 4.4 Materials and Finishes 15 4.5 Arabition for Check 15 <td></td> <td></td> <td></td>			
1.6 Pin' Assignment 5 1.7 Truth Table 5 1.8 Circuit Schematic 5 1.9 Functional Diagram 6 2. APPLICABLE DOCUMENTS 14 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 14 4. REQUIREMENTS 14 4.1 General 14 4.2 Deviations from Generic Specification 14 4.2.1 Deviations from Special In-process Controls 14 4.2.1 Deviations from Burn-in Tests 14 4.2.2 Deviations from Burn-in Tests 14 4.2.3 Deviations from Burn-in Tests 14 4.2.4 Deviations from Burn-in Tests 14 4.2.5 Deviations from Burn-in Tests 14 4.2.1 Deviations from Burn-in Tests 14 4.2.2 Deviations from Burn-in Tests 14 4.3 Mechanical Requirements 15 4.3.1 Dimension Check 15 4.3.2 Weight 15			
1.7 Truth Table 5 1.8 Circuit Schematic 5 1.9 Functional Diagram 5 2. APPLICABLE DOCUMENTS 14 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 14 4. REQUIREMENTS 14 4.1 General 14 4.2 Deviations from Special In-process Controls 14 4.2.1 Deviations from Special In-process Controls 14 4.2.2 Deviations from Eperial In-process Controls 14 4.2.3 Deviations from Burnin Tests 14 4.2.4 Deviations from Durnin Tests 14 4.2.5 Deviations from Durlin Tests 14 4.2.1 Deviations from Lot Acceptance Tests 14 4.3 Mechanical Requirements 15 4.3.1 Dimension Check 15 4.3.2 Weight 15 4.4 Materials and Finishes 15 4.4.1 Case 15 4.4.2 Lead Material and Finish 16		<u>. </u>	
1.8 Circuit Schematic 5 1.9 Functional Diagram 5 2. APPLICABLE DOCUMENTS 14 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 14 4. REQUIREMENTS 14 4.1 General 14 4.2 Deviations from Generic Specification 14 4.2.1 Deviations from Special In-process Controls 14 4.2.2.1 Deviations from Final Production Tests 14 4.2.2.3 Deviations from Burn-in Tests 14 4.2.2.4 Deviations from Qualification Tests 14 4.2.2.5 Deviations from Lot Acceptance Tests 14 4.3 Mechanical Requirements 15 4.3.1 Dimension Check 15 4.3.2 Weight 15 4.4 Materials and Finishes 15 4.5.1 Case 15 4.5.2 Lead Material and Finish 15 4.5.1 General 15 4.5.2 Lead Identification 16 <			
1.9 Functional Diagram 5 2. APPLICABLE DOCUMENTS 14 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 14 4. REQUIREMENTS 14 4.1 General 14 4.2.1 Deviations from Generic Specification 14 4.2.2 Deviations from Special In-process Controls 14 4.2.3 Deviations from Burn-in Tests 14 4.2.4 Deviations from Qualification Tests 14 4.2.5 Deviations from Lot Acceptance Tests 14 4.3.1 Dimension Check 15 4.3.2 Weight 15 4.4.1 Case 15 4.4.2 Lead Material and Finishes 15 4.5.1 General 15 4.5.2 Lead Identification 15 4.5.3 The SCC Component Number 15 4.5.3 The SCC Component Number 16 4.5.1 General 16 4.5.2 Lectrical Measurements at High and Low Temperature 16 <td></td> <td></td> <td></td>			
3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 14 4. REQUIREMENTS 14 4.1 General 14 4.2 Deviations from Generic Specification 14 4.2.1 Deviations from Special In-process Controls 14 4.2.2 Deviations from Final Production Tests 14 4.2.3 Deviations from Burn-in Tests 14 4.2.4 Deviations from Dualification Tests 14 4.2.5 Deviations from Lot Acceptance Tests 14 4.2.1 Deviations from Lot Acceptance Tests 14 4.3.1 Dimension Check 15 4.3.2 Weight 15 4.3.1 Dimension Check 15 4.3.2 Weight 15 4.4.1 Case 15 4.4.2 Lead Material and Finishes 15 4.5.1 Gaeneral 15 4.5.2 Lead Identification 15 4.5.3 The SCC Component Number 16 4.5.4 Traceability Information			
4. REQUIREMENTS 14 4.1 General 14 4.2 Deviations from Generic Specification 14 4.2.1 Deviations from Special In-process Controls 14 4.2.2 Deviations from Final Production Tests 14 4.2.3 Deviations from Burn-in Tests 14 4.2.4 Deviations from Qualification Tests 14 4.2.5 Deviations from Lot Acceptance Tests 14 4.3 Mechanical Requirements 15 4.3.1 Dimension Check 15 4.3.2 Weight 15 4.4 Materials and Finishes 15 4.4.1 Case 15 4.4.2 Lead Material and Finish 15 4.5.1 General 15 4.5.2 Lead Identification 15 4.5.3 The SCC Component Number 16 4.5.3 The SCC Component Number 16 4.5.1 Electrical Measurements at Room Temperature 16 4.6.1 Electrical Measurements at High and Low Tem	2.	APPLICABLE DOCUMENTS	. 14
4.1 General 4.2 Deviations from Generic Specification 4.2.1 Deviations from Special In-process Controls 4.2.2 Deviations from Final Production Tests 4.2.3 Deviations from Final Production Tests 4.2.4 Deviations from Burn-in Tests 4.2.5 Deviations from Lot Acceptance Tests 4.3 Mechanical Requirements 4.3.1 Dimension Check 4.3.2 Weight 4.3.2 Weight 4.4.1 Case 4.4.1 Case 4.4.1 Case 4.4.2 Lead Material and Finishes 4.5 Marking 4.5 Marking 4.5.1 General 4.5.2 Lead Identification 4.6 Electrical Measurements 4.6.1 Electrical Measurements at Room Temperature 4.6.2 Electrical Measurements at High and Low Temperatures 4.6.3 Circuits for Electrical Measurements 4.7 Burn-in Tests 4.7 Parameter Drift Values 4.8.1 Electrical Circuits for Power Burn-in 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests 4.8.3 Electrical Measurements at Intermediate Points during Endurance Tests 4.8.4 Electrical Measurements at Intermediate Points during Endurance Tests 4.8.5 Electrical Measurements at Intermediate Points during Endurance Tests 4.8.5 Electrical Measurements at Intermediate Points during Endurance Tests 4.8.5 Electrical Measurements on Completion of Environmental Tests 4.8.5 Electrical Measurements on Completion of Environmental Tests 4.8.5 Electrical Measurements on Completion of Endurance Tests 4.8.5 Electrical Circuits for Operating Life Tests 4.8.5 Electrical Circuits for Operating Life Tests	3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	14
4.2.1 Deviations from Generic Specification 14 4.2.1 Deviations from Special In-process Controls 14 4.2.2 Deviations from Eurn-in Tests 14 4.2.3 Deviations from Burn-in Tests 14 4.2.4 Deviations from Qualification Tests 14 4.2.5 Deviations from Lot Acceptance Tests 14 4.3.1 Dimension Check 15 4.3.1 Dimension Check 15 4.3.2 Weight 15 4.4.1 Materials and Finishes 15 4.4.2 Lead Material and Finishes 15 4.5.1 Case 15 4.4.2 Lead Identification 15 4.5.1 General 15 4.5.2 Lead Identification 16 4.5.3 The SCC Component Number 16 4.5.4 Traceability Information 16 4.6.1 Electrical Measurements at Room Temperature 16 4.6.2 Electrical Measurements at High and Low Temperatures 16 4.7.1 Parameter Drift Values 16 4.7.2 Conditi	4.	REQUIREMENTS	14
4.2.1 Deviations from Special In-process Controls 14 4.2.2 Deviations from Final Production Tests 14 4.2.3 Deviations from Burn-in Tests 14 4.2.5 Deviations from Lot Acceptance Tests 14 4.2.5 Deviations from Lot Acceptance Tests 14 4.3 Mechanical Requirements 15 4.3.1 Dimension Check 15 4.3.2 Weight 15 4.4 Materials and Finishes 15 4.4.1 Case 15 4.4.2 Lead Material and Finish 15 4.5 Marking 15 4.5.1 General 15 4.5.2 Lead Identification 15 4.5.3 The SCC Component Number 16 4.5.4 Traceability Information 16 4.6 Electrical Measurements 16 4.6.1 Electrical Measurements at Room Temperature 16 4.6.2 Electrical Measurements at High and Low Temperatures 16 4.7.1 Parameter Drift Values 16 4.7.2 Conditions for Power Burn	4.1	General	14
4.2.2 Deviations from Burn-in Tests 14 4.2.3 Deviations from Burn-in Tests 14 4.2.4 Deviations from Qualification Tests 14 4.2.5 Deviations from Cualification Tests 14 4.3 Mechanical Requirements 15 4.3.1 Dimension Check 15 4.3.2 Weight 15 4.4 Materials and Finishes 15 4.4.1 Case 15 4.4.2 Lead Material and Finish 15 4.5 General 15 4.5.1 General 15 4.5.2 Lead Identification 15 4.5.3 The SCC Component Number 16 4.5.4 Traceability Information 16 4.6.1 Electrical Measurements 16 4.6.1 Electrical Measurements at Room Temperature 16 4.6.2 Electrical Measurements at High and Low Temperatures 16 4.6.3 Circuits for Power Burn-in 16 4.7.1 Parameter Drift Values 16 4.7.2 Conditions for Power Burn-in 16	4.2	Deviations from Generic Specification	14
4.2.3 Deviations from Burn-in Tests 14 4.2.4 Deviations from Qualification Tests 14 4.2.5 Deviations from Lot Acceptance Tests 14 4.3 Mechanical Requirements 15 4.3.1 Dimension Check 15 4.3.2 Weight 15 4.4 Materials and Finishes 15 4.4.1 Case 15 4.4.2 Lead Material and Finish 15 4.5 Marking 15 4.5.1 General 15 4.5.2 Lead Identification 15 4.5.3 The SCC Component Number 16 4.5.4 Traceability Information 16 4.6 Electrical Measurements 16 4.6.1 Electrical Measurements at Room Temperature 16 4.6.2 Electrical Measurements at High and Low Temperatures 16 4.7 Burn-in Tests 16 4.7.1 Parameter Drift Values 16 4.7.2 Conditions for Power Burn-in 16 4.7.3 Electrical Circuits for Power Burn-in 16 <td>4.2.1</td> <td>Deviations from Special In-process Controls</td> <td>14</td>	4.2.1	Deviations from Special In-process Controls	14
4.2.4 Deviations from Qualification Tests 14 4.2.5 Deviations from Lot Acceptance Tests 14 4.3 Mechanical Requirements 15 4.3.1 Dimension Check 15 4.3.2 Weight 15 4.4 Materials and Finishes 15 4.4.1 Case 15 4.4.2 Lead Material and Finish 15 4.5 Marking 15 4.5.1 General 15 4.5.2 Lead Identification 15 4.5.3 The SCC Component Number 16 4.5.4 Traceability Information 16 4.6.1 Electrical Measurements 16 4.6.2 Electrical Measurements at Room Temperature 16 4.6.3 Circuits for Electrical Measurements 16 4.7.1 Parameter Drift Values 16 4.7.2 Conditions for Power Burn-in 16 4.7.2 Conditions for Power Burn-in 16 4.8 Environmental and Endurance Tests 27 4.8.1 Electrical Measurements on Completion of Environmental Tests <td>4.2.2</td> <td>Deviations from Final Production Tests</td> <td>14</td>	4.2.2	Deviations from Final Production Tests	14
4.2.5 Deviations from Lot Acceptance Tests 14 4.3 Mechanical Requirements 15 4.3.1 Dimension Check 15 4.3.2 Weight 15 4.4 Materials and Finishes 15 4.4.1 Case 15 4.4.2 Lead Material and Finish 15 4.5 Marking 15 4.5.1 General 15 4.5.2 Lead Identification 15 4.5.3 The SCC Component Number 16 4.5.4 Traceability Information 16 4.6 Electrical Measurements 16 4.6.1 Electrical Measurements at Room Temperature 16 4.6.2 Electrical Measurements at High and Low Temperatures 16 4.6.3 Circuits for Electrical Measurements 16 4.7.1 Parameter Drift Values 16 4.7.2 Conditions for Power Burn-in 16 4.7.3 Electrical Circuits for Power Burn-in 16 4.8 Environmental and Endurance Tests 27 4.8.1 Electrical Measurements on Completion o	4.2.3	Deviations from Burn-in Tests	14
4.3.1 Dimension Check 15 4.3.2 Weight 15 4.4 Materials and Finishes 15 4.4.1 Case 15 4.4.1 Case 15 4.4.2 Lead Material and Finish 15 4.5 Marking 15 4.5.1 General 15 4.5.2 Lead Identification 15 4.5.3 The SCC Component Number 16 4.5.4 Traceability Information 16 4.6 Traceability Information 16 4.6.1 Electrical Measurements 16 4.6.2 Electrical Measurements at Room Temperature 16 4.6.3 Circuits for Electrical Measurements 16 4.7 Burn-in Tests 16 4.7.1 Parameter Drift Values 16 4.7.2 Conditions for Power Burn-in 16 4.7.3 Electrical Circuits for Power Burn-in 16 4.8.3 Electrical Measurements on Completion of Environmental Tests 27 4.8.1 Electrical Measurements on Completion of Endurance Tests 27	4.2.4	Deviations from Qualification Tests	14
4.3.1 Dimension Check 15 4.3.2 Weight 15 4.4 Materials and Finishes 15 4.4.1 Case 15 4.4.2 Lead Material and Finish 15 4.5 Marking 15 4.5.1 General 15 4.5.2 Lead Identification 15 4.5.3 The SCC Component Number 16 4.5.4 Traceability Information 16 4.5.4 Traceability Information 16 4.6.1 Electrical Measurements 16 4.6.1 Electrical Measurements at Room Temperature 16 4.6.2 Electrical Measurements at High and Low Temperatures 16 4.6.3 Circuits for Electrical Measurements 16 4.7.1 Parameter Drift Values 16 4.7.2 Conditions for Power Burn-in 16 4.7.3 Electrical Circuits for Power Burn-in 16 4.8.1 Electrical Measurements on Completion of Environmental Tests 27 4.8.1 Electrical Measurements at Intermediate Points during Endurance Tests 27	4.2.5	Deviations from Lot Acceptance Tests	14
4.3.2 Weight 15 4.4 Materials and Finishes 15 4.4.1 Case 15 4.4.2 Lead Material and Finish 15 4.5 Marking 15 4.5.1 General 15 4.5.2 Lead Identification 15 4.5.3 The SCC Component Number 16 4.5.4 Traceability Information 16 4.6 Electrical Measurements 16 4.6.1 Electrical Measurements at Room Temperature 16 4.6.2 Electrical Measurements at High and Low Temperatures 16 4.6.3 Circuits for Electrical Measurements 16 4.7 Burn-in Tests 16 4.7.1 Parameter Drift Values 16 4.7.2 Conditions for Power Burn-in 16 4.7.3 Electrical Circuits for Power Burn-in 16 4.8 Environmental and Endurance Tests 27 4.8.1 Electrical Measurements on Completion of Environmental Tests 27 4.8.2 Electrical Measurements on Completion of Endurance Tests 27 4.8.3	4.3	Mechanical Requirements	15
4.4.4Materials and Finishes154.4.1Case154.4.2Lead Material and Finish154.5Marking154.5.1General154.5.2Lead Identification154.5.3The SCC Component Number164.5.4Traceability Information164.5.4Traceability Information164.6Electrical Measurements164.6.1Electrical Measurements at Room Temperature164.6.2Electrical Measurements at High and Low Temperatures164.6.3Circuits for Electrical Measurements164.7Burn-in Tests164.7.1Parameter Drift Values164.7.2Conditions for Power Burn-in164.7.3Electrical Circuits for Power Burn-in164.8Environmental and Endurance Tests274.8.1Electrical Measurements on Completion of Environmental Tests274.8.2Electrical Measurements at Intermediate Points during Endurance Tests274.8.3Electrical Measurements on Completion of Endurance Tests274.8.4Conditions for Operating Life Tests274.8.5Electrical Circuits for Operating Life Tests274.8.5Electrical Circuits for Operating Life Tests27	4.3.1	Dimension Check	15
4.4.1 Case 15 4.4.2 Lead Material and Finish 15 4.5 Marking 15 4.5.1 General 15 4.5.2 Lead Identification 15 4.5.3 The SCC Component Number 16 4.5.4 Traceability Information 16 4.5.4 Traceability Information 16 4.6 Electrical Measurements 16 4.6.1 Electrical Measurements at Room Temperature 16 4.6.2 Electrical Measurements at High and Low Temperatures 16 4.6.3 Circuits for Electrical Measurements 16 4.7 Burn-in Tests 16 4.7.1 Parameter Drift Values 16 4.7.2 Conditions for Power Burn-in 16 4.7.3 Electrical Circuits for Power Burn-in 16 4.8.1 Electrical Measurements on Completion of Environmental Tests 27 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests 27 4.8.3 Electrical Measurements on Completion of Endurance Tests 27 4.8.4 Conditions for Operati	4.3.2	Weight	15
4.4.2Lead Material and Finish154.5Marking154.5.1General154.5.2Lead Identification154.5.3The SCC Component Number164.5.4Traceability Information164.6Electrical Measurements164.6.1Electrical Measurements at Room Temperature164.6.2Electrical Measurements at High and Low Temperatures164.6.3Circuits for Electrical Measurements164.7Burn-in Tests164.7.1Parameter Drift Values164.7.2Conditions for Power Burn-in164.7.3Electrical Circuits for Power Burn-in164.8Environmental and Endurance Tests274.8.1Electrical Measurements on Completion of Environmental Tests274.8.2Electrical Measurements at Intermediate Points during Endurance Tests274.8.3Electrical Measurements on Completion of Endurance Tests274.8.4Conditions for Operating Life Tests274.8.5Electrical Circuits for Operating Life Tests27	4.4	Materials and Finishes	15
4.5Marking154.5.1General154.5.2Lead Identification154.5.3The SCC Component Number164.5.4Traceability Information164.6Electrical Measurements164.6.1Electrical Measurements at Room Temperature164.6.2Electrical Measurements at High and Low Temperatures164.6.3Circuits for Electrical Measurements164.7Burn-in Tests164.7.1Parameter Drift Values164.7.2Conditions for Power Burn-in164.7.3Electrical Circuits for Power Burn-in164.8Environmental and Endurance Tests274.8.1Electrical Measurements on Completion of Environmental Tests274.8.2Electrical Measurements at Intermediate Points during Endurance Tests274.8.3Electrical Measurements on Completion of Endurance Tests274.8.4Conditions for Operating Life Tests274.8.5Electrical Circuits for Operating Life Tests27	4.4.1	Case	15
4.5.1 General 4.5.2 Lead Identification 4.5.3 The SCC Component Number 4.5.4 Traceability Information 4.6 Electrical Measurements 4.6.1 Electrical Measurements at Room Temperature 4.6.2 Electrical Measurements at High and Low Temperatures 4.6.3 Circuits for Electrical Measurements 4.7 Burn-in Tests 4.7.1 Parameter Drift Values 4.7.2 Conditions for Power Burn-in 4.7.3 Electrical Circuits for Power Burn-in 4.8 Environmental and Endurance Tests 4.8.1 Electrical Measurements at Intermediate Points during Endurance Tests 4.8.2 Electrical Measurements on Completion of Environmental Tests 4.8.3 Electrical Measurements on Completion of Endurance Tests 4.8.4 Conditions for Operating Life Tests 4.8.5 Electrical Circuits for Operating Life Tests	4.4.2	Lead Material and Finish	15
4.5.2Lead Identification154.5.3The SCC Component Number164.5.4Traceability Information164.6Electrical Measurements164.6.1Electrical Measurements at Room Temperature164.6.2Electrical Measurements at High and Low Temperatures164.6.3Circuits for Electrical Measurements164.7Burn-in Tests164.7.1Parameter Drift Values164.7.2Conditions for Power Burn-in164.7.3Electrical Circuits for Power Burn-in164.8Environmental and Endurance Tests274.8.1Electrical Measurements on Completion of Environmental Tests274.8.2Electrical Measurements at Intermediate Points during Endurance Tests274.8.3Electrical Measurements on Completion of Endurance Tests274.8.4Conditions for Operating Life Tests274.8.5Electrical Circuits for Operating Life Tests27	4.5	Marking	15
4.5.3The SCC Component Number164.5.4Traceability Information164.6Electrical Measurements164.6.1Electrical Measurements at Room Temperature164.6.2Electrical Measurements at High and Low Temperatures164.6.3Circuits for Electrical Measurements164.7Burn-in Tests164.7.1Parameter Drift Values164.7.2Conditions for Power Burn-in164.7.3Electrical Circuits for Power Burn-in164.8Environmental and Endurance Tests274.8.1Electrical Measurements on Completion of Environmental Tests274.8.2Electrical Measurements at Intermediate Points during Endurance Tests274.8.3Electrical Measurements on Completion of Endurance Tests274.8.4Conditions for Operating Life Tests274.8.5Electrical Circuits for Operating Life Tests27	4.5.1	General	15
4.5.4Traceability Information164.6Electrical Measurements164.6.1Electrical Measurements at Room Temperature164.6.2Electrical Measurements at High and Low Temperatures164.6.3Circuits for Electrical Measurements164.7Burn-in Tests164.7.1Parameter Drift Values164.7.2Conditions for Power Burn-in164.7.3Electrical Circuits for Power Burn-in164.8Environmental and Endurance Tests274.8.1Electrical Measurements on Completion of Environmental Tests274.8.2Electrical Measurements at Intermediate Points during Endurance Tests274.8.3Electrical Measurements on Completion of Endurance Tests274.8.4Conditions for Operating Life Tests274.8.5Electrical Circuits for Operating Life Tests27	4.5.2	Lead Identification	15
4.6Electrical Measurements164.6.1Electrical Measurements at Room Temperature164.6.2Electrical Measurements at High and Low Temperatures164.6.3Circuits for Electrical Measurements164.7Burn-in Tests164.7.1Parameter Drift Values164.7.2Conditions for Power Burn-in164.7.3Electrical Circuits for Power Burn-in164.8Environmental and Endurance Tests274.8.1Electrical Measurements on Completion of Environmental Tests274.8.2Electrical Measurements at Intermediate Points during Endurance Tests274.8.3Electrical Measurements on Completion of Endurance Tests274.8.4Conditions for Operating Life Tests274.8.5Electrical Circuits for Operating Life Tests27	4.5.3	The SCC Component Number	16
4.6.1Electrical Measurements at Room Temperature164.6.2Electrical Measurements at High and Low Temperatures164.6.3Circuits for Electrical Measurements164.7Burn-in Tests164.7.1Parameter Drift Values164.7.2Conditions for Power Burn-in164.7.3Electrical Circuits for Power Burn-in164.8Environmental and Endurance Tests274.8.1Electrical Measurements on Completion of Environmental Tests274.8.2Electrical Measurements at Intermediate Points during Endurance Tests274.8.3Electrical Measurements on Completion of Endurance Tests274.8.4Conditions for Operating Life Tests274.8.5Electrical Circuits for Operating Life Tests27	4.5.4	Traceability Information	16
4.6.2Electrical Measurements at High and Low Temperatures164.6.3Circuits for Electrical Measurements164.7Burn-in Tests164.7.1Parameter Drift Values164.7.2Conditions for Power Burn-in164.7.3Electrical Circuits for Power Burn-in164.8Environmental and Endurance Tests274.8.1Electrical Measurements on Completion of Environmental Tests274.8.2Electrical Measurements at Intermediate Points during Endurance Tests274.8.3Electrical Measurements on Completion of Endurance Tests274.8.4Conditions for Operating Life Tests274.8.5Electrical Circuits for Operating Life Tests27	4.6	Electrical Measurements	16
4.6.3 Circuits for Electrical Measurements 4.7 Burn-in Tests 4.7.1 Parameter Drift Values 4.7.2 Conditions for Power Burn-in 4.7.3 Electrical Circuits for Power Burn-in 4.8 Environmental and Endurance Tests 4.8.1 Electrical Measurements on Completion of Environmental Tests 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests 4.8.3 Electrical Measurements on Completion of Environmental Tests 4.8.4 Conditions for Operating Life Tests 27 4.8.5 Electrical Circuits for Operating Life Tests	4.6.1	Electrical Measurements at Room Temperature	16
4.7Burn-in Tests164.7.1Parameter Drift Values164.7.2Conditions for Power Burn-in164.7.3Electrical Circuits for Power Burn-in164.8Environmental and Endurance Tests274.8.1Electrical Measurements on Completion of Environmental Tests274.8.2Electrical Measurements at Intermediate Points during Endurance Tests274.8.3Electrical Measurements on Completion of Endurance Tests274.8.4Conditions for Operating Life Tests274.8.5Electrical Circuits for Operating Life Tests27	4.6.2	Electrical Measurements at High and Low Temperatures	16
4.7.1Parameter Drift Values164.7.2Conditions for Power Burn-in164.7.3Electrical Circuits for Power Burn-in164.8Environmental and Endurance Tests274.8.1Electrical Measurements on Completion of Environmental Tests274.8.2Electrical Measurements at Intermediate Points during Endurance Tests274.8.3Electrical Measurements on Completion of Endurance Tests274.8.4Conditions for Operating Life Tests274.8.5Electrical Circuits for Operating Life Tests27	4.6.3	Circuits for Electrical Measurements	16
4.7.2Conditions for Power Burn-in164.7.3Electrical Circuits for Power Burn-in164.8Environmental and Endurance Tests274.8.1Electrical Measurements on Completion of Environmental Tests274.8.2Electrical Measurements at Intermediate Points during Endurance Tests274.8.3Electrical Measurements on Completion of Endurance Tests274.8.4Conditions for Operating Life Tests274.8.5Electrical Circuits for Operating Life Tests27	4.7	Burn-in Tests	16
4.7.3Electrical Circuits for Power Burn-in164.8Environmental and Endurance Tests274.8.1Electrical Measurements on Completion of Environmental Tests274.8.2Electrical Measurements at Intermediate Points during Endurance Tests274.8.3Electrical Measurements on Completion of Endurance Tests274.8.4Conditions for Operating Life Tests274.8.5Electrical Circuits for Operating Life Tests27	4.7.1	Parameter Drift Values	16
4.8 Environmental and Endurance Tests 27 4.8.1 Electrical Measurements on Completion of Environmental Tests 27 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests 27 4.8.3 Electrical Measurements on Completion of Endurance Tests 27 4.8.4 Conditions for Operating Life Tests 27 4.8.5 Electrical Circuits for Operating Life Tests 27	4.7.2	Conditions for Power Burn-in	16
4.8.1Electrical Measurements on Completion of Environmental Tests274.8.2Electrical Measurements at Intermediate Points during Endurance Tests274.8.3Electrical Measurements on Completion of Endurance Tests274.8.4Conditions for Operating Life Tests274.8.5Electrical Circuits for Operating Life Tests27	4.7.3	Electrical Circuits for Power Burn-in	16
4.8.1Electrical Measurements on Completion of Environmental Tests274.8.2Electrical Measurements at Intermediate Points during Endurance Tests274.8.3Electrical Measurements on Completion of Endurance Tests274.8.4Conditions for Operating Life Tests274.8.5Electrical Circuits for Operating Life Tests27	4.8	Environmental and Endurance Tests	27
4.8.2Electrical Measurements at Intermediate Points during Endurance Tests274.8.3Electrical Measurements on Completion of Endurance Tests274.8.4Conditions for Operating Life Tests274.8.5Electrical Circuits for Operating Life Tests27			27
4.8.3 Electrical Measurements on Completion of Endurance Tests 27 4.8.4 Conditions for Operating Life Tests 27 4.8.5 Electrical Circuits for Operating Life Tests 27			27
4.8.4 Conditions for Operating Life Tests 27 4.8.5 Electrical Circuits for Operating Life Tests 27			27
4.8.5 Electrical Circuits for Operating Life Tests 27		·	27
· · ·		' =	27
	4.8.6	Conditions for High Temperature Storage Test	27



PAGE 4

TABLES	<u>.</u> <u>S</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2 ′	Electrical Measurements at Room Temperature, D.C. Parameters	17
	Electrical Measurements at Room Temperature, A.C. Parameters	18
3	Electrical Measurements at High and Low Temperatures	20
4	Parameter Drift Values	25
5	Conditions for Power Burn-in and Operating Life Test	25
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate	28
	Points and on Completion of Endurance Tests	
FIGURE	<u>:s</u>	
1	Not applicable	N/A
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Truth Table	12
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	13
4	Circuits for Electrical Measurements	21
5	Electrical Circuit for Power Burn-in and Operating Life Test	26
APPEN	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for Texas Instruments (F)	29



PAGE

ISSUE 4

5

1. **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, low power bipolar Schottky Hex Bus Driver with 3-State Outputs, based on Type 54LS367A. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).



PAGE 6

ISSUE 4

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	D7
02	FLAT	2(a)	G4
05	DIL	2(b)	D7
06	DIL	2(b)	G4
07	DIL	2(c)	D7
08	DIL	2(c)	D3 or D4
11	CCP	2(d)	7
12	CCP	2(d)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{CC}	- 0.5 to 7.0	٧	-
2	Input Voltage	V _{IN}	- 0.5 to 7.0	٧	Note 1
3	Device Dissipation	P _D	132	mWdc	Note 2
4	Operating Temperature Range	T _{op}	- 55 to + 125	°C	-
5	Storage Temperature Range	T _{stg}	– 65 to + 150	°C	-
6	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 3 Note 4

NOTES

- 1. Input current limited to 18mA.
- 2. Must withstand added P_D due to short circuit conditions (i.e. I_{OS}) at one output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE



SYMBOL	MILLIMETRES		NOTES
STIVIDUL	MIN	MAX	NO1E2
Α	1.27	2.03	
b	0.38	0.56	8
С	0.08	0.23	8
D	9.42	10.16	4
E	6.27	7.24	
E1	7.00 TYPICAL		4
e	1.27 T\	/PICAL	5, 9
L	7.87	8.89	8
L1	23.88	24.38	
Q	0.51	1.02	2
S	0.25	0.64	7

NOTES: See Page 11.




PAGE

ISSUE 4

8

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN	MAX	NOTES
Α	-	5.08	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	19.18	19.94	4
E	6.22	7.62	4
E1	7.37	8.13	
е	2.54 T	/PICAL	6, 9
F	1.27 T	YPICAL	
Н	0.76	-	
L ·	3.30	5.08	8
Q	0.51	-	3
S	0.38	1.27	7
α	0°	15°	10

NOTES: See Page 11.




PAGE

ISSUE 4

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIMETRES		NOTES
STWIBUL	MIN.	MAX.	NOTES
А	-	5.08	-
b	0.36	0.58	8
b1	0.76	1.78	8
С	0.20	0.38	8
D	18.80	22.10	-
E	5.59	7.87	-
E1	7.37	8.13	4
е	2.54 TY	/PICAL	6, 9
L	3.18	5.08	-
Q	0.38	2.03	3
s	0.25	1.35	7
α	0°	15°	10

NOTES: See Page 11.




PAGE 10

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



SYMBOL	MILLIM	NOTES	
STIVIBUL	MIN.	MAX.	NOTES
Α	8.687	9.093	-
В	7.798	9.093	-
С	0.250	0.510	11
D	0.889	1.143	12
E	1.140	1.400	8
F	0.559	0.712	8
G	1.27 TYPICAL		5, 9
Н	1.630	2.540	-



PAGE 11

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d)

- 1. Index area: a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(d).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ±0.13mm of its true longitudinal position relative to Pins 1 and 16.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25mm of its true longitudinal position relative to Pins 1 and 16.
- 7. Applies to all four corners.
- 8. All leads or terminals.
- 9. 14 spaces for flat and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centre when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




PAGE 12


ISSUE 4

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE AND FLAT PACKAGE



CHIP CARRIER PACKAGE



(TOP VIEW)

FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND

DUAL-IN-LINE PIN OUTS 10 11 12 13 14 15 16 CHIP CARRIER PIN OUTS 2 12 13 18 19 20 3 10 14 15 17

NOTES

1. All references throughout this specification relate to FLAT/DIL packages only.

FIGURE 3(b) - TRUTH TABLE

INF	TUʻ	OUTPUT
G	Α	Υ
Н	Х	Z
L.	L	L
L	Н	Н

NOTES


1. Logic Level Definitions: L = Low Level, H = High Level, Z = High Impedance, X = Don't Care.



PAGE 13

ISSUE 4


FIGURE 3(c) - CIRCUIT SCHEMATIC



NOTES

- 1. R is $5.0k\Omega$ for the control section associated with $\overline{G}1$ and $8.0k\Omega$ for the control section associated with $\overline{G}2$.
- 2. Resistor values shown are nominal.

FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 14

ISSUE 4

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

V_{IC} = Input Clamp Voltage.

I_{CC} = Supply Current.

 V_{CC} = Supply Voltage.

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

- (a) Para. 7.1.1(a), High Temperature Reverse Bias tests and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 9.9.2, Electrical Measurements at High and Low Temperatures: Only a test result summary, based on go-no-go tests and presented in histogram form is required.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.



Rev. 'A'

PAGE 15

ISSUE 4

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 <u>Weight</u>

The maximum weight of the integrated circuits specified herein shall be 0.7 grammes for the flat package, 2.2 grammes for the dual-in-line package and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type '3 or 4', Type '4' or Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be either Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(d).



PAGE 16

ISSUE 4

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920205402B</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable) ————	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125 and -55 °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at T_{amb} = +22 ±3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

4.7.3 <u>Electrical Circuits for Power Burn-in</u>

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



PAGE 17

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

	OLIADA OTEDIOTIO	0)(1,45,01	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	3 #KIIT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	~	-	-
2 to 9	Input Current High Level 1	l _{IH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-2-4-6-10-12-14-15)	-	20	μΑ
10 to 17	Input Current High Level 2	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 1-2-4-6-10-12-14-15)	-	100	μА
18 to 25	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{CC} = 4.5V, I _{IN} = -18mA Note 2 (Pins 1-2-4-6-10-12-14-15)	-	- 1.5	V
26 to 27	Input Current Low Level 1 into G	I _{IL1}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 1-15)	-	- 0.4	mA
28 to 33	Input Current Low Level 2 into A	l _{IL2}	3009	4(c)	$V_{CC} = 5.5V, V_{IN} = 0.5V$ $V_{IN} (G) = 2.0V$ (Pins 2-4-6-10-12-14)	-	- 20	μА
34 to 39	Input Current Low Level 3 into A	I _{IL3}	3009	4(c)	$V_{CC} = 5.5V$, $V_{IN} = 0.4V$ V_{IN} (\overline{G}) = 0.4V (Pins 2-4-6-10-12-14)	-	- 0.4	mA
40 to 45	Output Voltage Low Level	V _{OL}	3007	4(d)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OL} = 12mA (Pins 3-5-7-9-11-13)	-	0.4	V
46 to 51	Output Voltage High Level	V _{OH}	3006	4(e)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OH} = -1.0mA (Pins 3-5-7-9-11-13)	2.4	-	V
52 to 57	Off-State Output Current High Level Voltage Applied	l _{OZH}	3006	4(e)	V_{CC} = 5.5V, V_{O} = 2.4V V_{IL} = 0.7V, V_{IH} = 2.0V (Pins 3-5-7-9-11-13)	-	20	μА
58 to 63	Off-State Output Current Low Level Voltage Applied	l _{OZL}	3006	4(e)	V_{CC} = 5.5V, V_{O} = 0.4V V_{IL} = 0.7V, V_{IH} = 2.0V (Pins 3-5-7-9-11-13)	-	- 20	μΑ
64 to 69	Short Circuit Output Current	I _{OS}	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 3-5-7-9-11-13)	- 40	- 225	mA
70	Supply Current	Icc	3005	4(g)	V _{CC} = 5.5V Note 4 (Pin 16)	-	24	mA

NOTES: See Page 19.



PAGE 18

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

		0.44501	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 5)	MIN	MAX	ONT
71 to 76	Propagation Delay, Low to High	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_{L} = 667\Omega \pm 5\%$ $C_{L} = 45pF \pm 5\%$ Pins 2 to 3 4 to 5 6 to 7 10 to 9 12 to 11 14 to 13	-	16	ns
77 to 82	Propagation Delay, High to Low	t _{PHL}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 667\Omega \pm 5\%$ $C_L = 45pF \pm 5\%$ $Pins$ 2 to 3 4 to 5 6 to 7 10 to 9 12 to 11 14 to 13	-	22	ns
83 to 88	Output Enable Time to High Level	^t PZH	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 667\Omega \pm 5\%$ $C_L = 45pF \pm 5\%$ $\frac{Pins}{1 \text{ to } 3}$ $1 \text{ to } 5$ $1 \text{ to } 7$ $1 \text{ to } 9$ $15 \text{ to } 13$		35	ns
89 to 94	Output Enable Time to Low Level	tpzl.	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 667\Omega \pm 5\%$ $C_L = 45pF \pm 5\%$ Pins 1 to 3 1 to 5 1 to 7 1 to 9 15 to 11 15 to 13	-	40	ns

NOTES: See Page 19.



PAGE 19

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS (CONT'D)

	0	CLIADACTEDICTICS ESVAIRED F	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT
No.	CHARACTERISTICS	SAMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 5)	MIN	MAX	ONIT
95 to 100	Output Disable Time from High Level	t _{PHZ}	3003	4(h)	$V_{CC} = 5.0V$ $R_{L} = 1.0k\Omega \pm 5\%$ $C_{L} = 5.0pF \pm 5\%$ Pins 1 to 3 1 to 5 1 to 7 1 to 9 15 to 11 15 to 13	-	30	ns
101 to 106	Output Disable Time from Low Level	t _{PLZ}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 1.0k\Omega \pm 5\%$ $C_L = 5.0pF \pm 5\%$ $Pins$ 1 to 3 1 to 5 1 to 7 1 to 9 15 to 11 15 to 13	-	35	ns

NOTES

- 1. Go-no-go test with $V_{IL} = 0.3V$; $V_{IH} = 3.0V$; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than one output should be shorted at a time, and only for 1 second maximum.
- 4. I_{CC} is measured with control inputs at 4.5V and data inputs grounded.
- 5. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.



PAGE 20

ISSUE 4

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND -55(+5-0) °C

	+125(+0-5) C AND -55(+5-0) C							
No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT
140.	OHARAOTERIOTIOS	STWIDGE	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	ONT
1	Functional Test	<u>-</u>	<u>-</u>	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 9	Input Current High Level 1	l _{IH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-2-4-6-10-12-14-15)	-	20	μΑ
10 to 17	Input Current High Level 2	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 1-2-4-6-10-12-14-15)	-	100	μА
18 to 25	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{CC} = 4.5V, I _{IN} = -18mA Note 2 (Pins 1-2-4-6-10-12-14-15)	-	- 1.5	V
26 to 27	Input Current Low Level 1 into G	l _{IL1}	3009	4(c)	$V_{CC} = 5.5V$, $V_{IN} = 0.4V$ (Pins 1-15)	-	- 0.4	mA
28 to 33	Input Current Low Level 2 into A	l _{IL2}	3009	4(c)	$V_{CC} = 5.5V$, $V_{IN} = 0.5V$ V_{IN} (\overline{G}) = 2.0V (Pins 2-4-6-10-12-14)	-	- 20	μΑ
34 to 39	Input Current Low Level 3 into A	I _{IL3}	3009	4(c)	$V_{CC} = 5.5V$, $V_{IN} = 0.4V$ V_{IN} (\overline{G}) = 0.4V (Pins 2-4-6-10-12-14)	-	- 0.4	mA
40 to 45	Output Voltage Low Level	V _{OL}	3007	4(d)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OL} = 12mA (Pins 3-5-7-9-11-13)	-	0.4	V
46 to 51	Output Voltage High Level	V _{OH}	3006	4(e)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OH} = -1.0mA (Pins 3-5-7-9-11-13)	2.4	-	V
52 to 57	Off-State Output Current High Level Voltage Applied	l _{OZH}	3006	4(e)	V_{CC} = 5.5V, V_{O} = 2.4V V_{IL} = 0.7V, V_{IH} = 2.0V (Pins 3-5-7-9-11-13)	-	20	μΑ
58 to 63	Off-State Output Current Low Level Voltage Applied	l _{OZL}	3006	4(e)	V_{CC} = 5.5V, V_{O} = 0.4V V_{IL} = 0.7V, V_{IH} = 2.0V (Pins 3-5-7-9-11-13)	-	- 20	μΑ
64 to 69	Short Circuit Output Current	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 3-5-7-9-11-13)	- 40	- 225	mA
70	Supply Current	lcc	3005	4(g)	V _{CC} = 5.5V Note 4 (Pin 16)	-	24	mA

NOTES: See Page 19.




PAGE 21

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

FIGURE 4(b) - INPUT CLAMP VOLTAGE



NOTES


1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.


FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE



NOTES

1. Each input to be tested separately.



NOTES

1. Test per Truth Table.




PAGE 22

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE AND OFF-STATE OUTPUT CURRENT

FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT




NOTES

1. Test per Truth Table.

NOTES

1. Test per Truth Table.

FIGURE 4(g) - SUPPLY CURRENT



NOTES

1. See Note 4 to Table 2.




PAGE 23

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - DYNAMIC TEST AND SWITCHING WAVEFORMS

LOAD CIRCUIT FOR 3-STATE OUTPUTS



NOTES: See Page 24.


PAGE 24

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - DYNAMIC TEST AND SWITCHING WAVEFORMS (CONTINUED)

VOLTAGE WAVEFORMS



NOTES

- Input pulse characteristics: PRR≤1.0MHz, t_f≤15ns, t_f≤6.0ns.
- 2. All diodes are 1N916 or 1N3064
- 3. C_L = 45pF ± 5% for t_{PLH} , t_{PHL} , t_{PZL} and t_{PZH} tests; C_L = 5.0pF ± 5% for t_{PHZ} and t_{PLZ} tests.
- 4. $R_L = 667\Omega$ for t_{PLH} , t_{PHL} , t_{PZL} and t_{PZH} tests; $R_L = 1.0k\Omega$ for t_{PHZ} and t_{PLZ} tests.



PAGE 25

ISSUE 4

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2 to 9	Input Current High Level 1	l _{IH1}	As per Table 2	As per Table 2	±20 or (1) ±0.5	% μA
26 to 27	Input Current Low Level 1	I _{IL} 1	As per Table 2	As per Table 2	±18	μА
34 to 39	Input Current Low Level 3	I _{IL3}	As per Table 2	As per Table 2	± 18	μА
40 to 45	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	±60	mV
46 to 51	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240	mV

NOTES

1. Whichever is greater, referred to the initial value.

TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 – 5)	°C
2	Power Supply Voltage	V _{CC}	5(+ 0.5 - 0)	V
3	Pulse Voltage	V _{GEN}	0.5 max. to 3.0 min.	V
4	Frequency	f	100 (Note 1)	Hz
5	Fan-out	-	10	-
6	Rise Time	t _r	50 max.	μs
7	Fall Time	t _f	50 max.	μs
8	Duty Cycle	-	20 min.	%


NOTES

1. Tolerance ±10%.

PAGE 26

ISSUE 4

FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES

1. $R = 1.2k\Omega$.



PAGE 27

ISSUE 4

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be $T_{amb} = +150(+0-5)$ °C.



PAGE 28

ISSUE 4

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

	N. CHADACTERISTICS		SPEC. AND/OR	TEST	CHAN	UNIT	
No.	CHARACTERISTICS	SYMBOL	TEST METHOD	CONDITIONS	(Δ)	ABSOLUTE	OIVIT
2 to 9	Input Current High Level 1	I _{IH1}	As per Table 2	As per Table 2	± 1.0	<u>-</u>	μА
10 to 17	Input Current High Level 2	l _{IH2}	As per Table 2	As per Table 2	-	100	μА
26 to 27	Input Current Low Level 1	l _{IL1}	As per Table 2	As per Table 2	± 12	-	μА
34 to 39	Input Current Low Level 3	l _{IL3}	As per Table 2	As per Table 2	± 12	-	μА
40 to 45	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	-	mV
46 to 51	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	±240	-	mV
70	Supply Current	lcc	As per Table 2	As per Table 2	± 20	-	%



PAGE 29

ISSUE 4

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TIF 50.42-3002.
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TIF 50.42-3002.