

Page 1 of 20

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS HEX D-TYPE EDGE TRIGGERED FLIP-FLOP WITH CLEAR AND FULLY BUFFERED OUTPUTS

BASED ON TYPE 54HC174

ESCC Detail Specification No. 9306/052



Document Custodian: European Space Agency - see https://escies.org



PAGE 2

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2019. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



PAGE 3

ISSUE 5

DOCUMENTATION CHANGE NOTICE

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
1184 1200 1258	Specification upissued to incorporate changes per DCR.



TABLE	OF	CONT	TENTS

1	GENERAL	5
1.1	SCOPE	5
1.2	APPLICABLE DOCUMENTS	5
1.3	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	5
1.4	THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS	5
1.4.1	The ESCC Component Number	5
1.4.2	Component Type Variants	5
1.5	MAXIMUM RATINGS	6
1.6	HANDLING PRECAUTIONS	6
1.7	PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION	7
1.7.1	Flat Package (FP) - 16 Pin	7
1.7.2	Dual-in-line Package (DIP) - 16 Pin	8
1.7.3	Notes to Para. 1.7 Physical Dimensions and Terminal Identification	9
1.8	FUNCTIONAL DIAGRAM	9
1.9	PIN ASSIGNMENT	9
1.10	TRUTH TABLE	10
1.11	PROTECTION NETWORKS	10
2	REQUIREMENTS	10
2.1	GENERAL	10
2.1.1	Deviations from the Generic Specification	10
2.2	MARKING	11
2.3	ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES	11
2.3.1	Room Temperature Electrical Measurements	11
2.3.2	High and Low Temperatures Electrical Measurements	14
2.3.3	Notes to Electrical Measurement Tables	16
2.4	PARAMETER DRIFT VALUES	16
2.5	INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS	17
2.6	HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS	17
2.6.1	N-Channel HTRB	17
2.6.2	P-Channel HTRB	18
2.7	POWER BURN-IN CONDITIONS	18
2.8	OPERATING LIFE CONDITIONS	18
2.9	TOTAL DOSE RADIATION TESTING	19
2.9.1	Bias Conditions and Total Dose Level for Total Dose Radiation Testing	19
2.9.2	Electrical Measurements for Total Dose Radiation Testing	19
APPENDIX	Κ 'A'	20



PAGE 5

1 <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

1.2 <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000.
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics.

<u>TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS</u> For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

1.4.1 <u>The ESCC Component Number</u>

The ESCC Component Number shall be constituted as follows:

Example: 930605201F

- Detail Specification Reference: 9306052
- Component Type Variant Number: 01 (as required)
- Total Dose Radiation Level Letter: F (as required)

1.4.2 <u>Component Type Variants</u>

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Terminal Material and Finish	Weight max g	Total Dose Radiation Level Letter
01	54HC174	FP	G2	0.7	F [50kRAD(Si)]
02	54HC174	FP	G4	0.7	F [50kRAD(Si)]
10	54HC174	DIP	G2	2.2	F [50kRAD(Si)]
11	54HC174	DIP	G4	2.2	F [50kRAD(Si)]

The terminal material and finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.

The total dose radiation level letter shall be as defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.



PAGE 6

1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	Vdd	-0.5 to 7	V	Note 1
Input Voltage	V _{IN}	-0.5 to V _{DD} +0.5	V	Notes 1, 2
Output Voltage	Vout	-0.5 to V _{DD} +0.5	V	Notes 1, 3
Device Power Dissipation (Continuous)	PD	300	mW	Note 4
Supply Current		50	mA	
Operating Temperature Range	Top	-55 to +125	°C	T _{amb}
Storage Temperature Range	T _{stg}	-65 to +150	°C	
Soldering Temperature	T _{sol}	+265	°C	Note 5

NOTES:

- 1. Device is functional for $2V \le V_{DD} \le 6V$.
- 2. Input current limited to $I_{IC} = \pm 20$ mA.
- 3. Output current limited to $I_{OUT} = \pm 25 \text{mA}$.
- 4. The maximum device dissipation is determined by I_{DDop} max (50mA) × 6V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.

1.6 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.


These components are categorised as Class 2 per ESCC Basic Specification No. 23800 with a Minimum Critical Path Failure Voltage of 2500 Volts.




PAGE 7

1.7 <u>PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION</u> Consolidated Notes are given in Para. 1.7.3.

1.7.1 Flat Package (FP) - 16 Pin






Symbols	Dimensi	Natas	
Symbols	Min	Max	Notes
А	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.1	0.15	5
E	8.76	9.01	
F	1.27	3, 6	
G	0.38	0.48	5
н	6	-	5
L	18.75	22	
М	0.33	0.43	
Ν	4.32 TY		



PAGE 8

ISSUE 5

1.7.2 Dual-in-line Package (DIP) - 16 Pin




Symbols	Dimensi	ons mm	Natao
Symbols	Min	Мах	Notes
A	2.1	2.71	
a1	3	3.7	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.4	0.5	5
b1	1.14	1.5	5
с	0.2	0.3	5
D	20.06	20.58	
E	7.36	7.87	
е	2.54	BSC	4, 6
e1	17.65	17.9	
e2	7.62	8.12	
F	7.29	7.7	
I	-	3.83	
к	10.9	12.1	



PAGE 9

- 1.7.3 Notes to Para. 1.7 Physical Dimensions and Terminal Identification
 - 1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown.
 - 2. The dimension shall be measured from the seating plane to the base plane.
 - 3. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
 - 4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
 - 5. All terminals.
 - 6. 14 spaces.
 - 9. For all pins, either pin shape may be supplied.

1.8 FUNCTIONAL DIAGRAM



NOTES:

The package lid for all packages is not connected to any terminal.

1.9 PIN ASSIGNMENT


Pin	Function	Pin	Function
1	CLR Input (Clear)	9	CLK Input (Clock)
2	1Q Output	10	4Q Output
3	1D Input (Data)	11	4D Input (Data)
4	2D Input (Data)	12	5Q Output
5	2Q Output	13	5D Input (Data)
6	3D Input (Data)	14	6D Input (Data)
7	3Q Output	15	6Q Output
8	V _{SS}	16	V _{DD}

TRUTH TABLE 1.10


- 1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant,
- 2. \uparrow = Transition, Low to High.
- 3. Q₀: The Level of Q before the indicated steady-state input conditions are established.

EACH FLIP-FLOP							
	INPUTS	OUTPUT Q					
CLR	D	CLK	Q				
L	Х	Х	L				
Н	L	↑	L				
Н	Н	↑	Н				
Н	Х	L	Q_0				

1.11 PROTECTION NETWORKS



OUTPUT PROTECTION



2 **REQUIREMENTS**

2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

2.1.1 **Deviations from the Generic Specification** None.



2.2 <u>MARKING</u>

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) Terminal identification (see Para. 1.7).
- (b) The ESCC qualified components symbol (for ESCC qualified components only).
- (c) The ESCC Component Number (see Para. 1.4.1).
- (d) Traceability information.

2.3 <u>ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES</u> Electrical measurements shall be performed at room, high and low temperatures. Consolidated Notes are given in Para. 2.3.3.

2.3.1 <u>Room Temperature Electrical Measurements</u>

The measurements shall be performed at $T_{amb} = +22 \pm 3^{\circ}C$.

Characteristics	Symbols MIL-STD-883 Test Method	Test Conditions Note 1	Limits		Units	
		Test Method	Note i	Min	Max	
Functional Test 1	-	3014	Verify Truth Table without Load $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2V, V_{SS} = 0V$ $t_r < 1\mu s$ Note 2	_	-	-
Functional Test 2	-	3014	Verify Truth Table without Load $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ Note 2	-	-	-
Functional Test 3	-	3014	Verify Truth Table without Load $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6V, V_{SS} = 0V$ $t_r = t_f < 400ns$ Note 2	-	-	-
Quiescent Current	סס	3005	$V_{IL} = 0V, V_{IH} = 6V$ $V_{DD} = 6V, V_{SS} = 0V$ All Outputs Open Note 3	-	400	nA
Low Level Input Current	Iı∟	3009	V _{IN} (Under Test) = 0V V _{IN} (Remaining Inputs) = 6V V _{DD} = 6V, V _{SS} = 0V	-	-50	nA



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
High Level Input Current	lн	3010	$V_{IN} (Under Test) = 6V$ $V_{IN} (Remaining Inputs)$ $= 0V$ $V_{DD} = 6V, V_{SS} = 0V$	-	50	nA
Low Level Output Voltage 1	V _{OL1}	3007		-	100	mV
Low Level Output Voltage 2	V _{OL2}	3007		-	100	mV
Low Level Output Voltage 3	V _{OL3}	3007		-	100	mV
Low Level Output Voltage 4	V _{OL4}	3007		-	260	mV
Low Level Output Voltage 5	V _{OL5}	3007		-	260	mV
High Level Output Voltage 1	V _{OH1}	3006		1.9	-	V
High Level Output Voltage 2	V _{OH2}	3006		4.4	-	V
High Level Output Voltage 3	V _{OH3}	3006		5.9	-	V
High Level Output Voltage 4	Vон4	3006		3.98	-	V
High Level Output Voltage 5	V _{OH5}	3006		5.48	-	V
Threshold Voltage N-Channel	V _{THN}	-	CLK Input at Ground All Other Inputs: $V_{IN} = 5V$ $V_{DD} = 5V$, $I_{SS} = -10\mu A$	-0.45	-1.45	V
Threshold Voltage P-Channel	V _{THP}	-	CLK Input at Ground All Other Inputs: $V_{IN} = -5V$ $V_{SS} = -5V$, $I_{DD} = 10\mu A$	0.45	1.35	V



Characteristics	Symbols MIL-STD-883	Test Conditions	Limits		Units	
		Test Method	Note 1	Min	Max	
Input Clamp Voltage 1, to Vss	VIC1	-	I _{IN} (Under Test) = -100µA V _{DD} = Open, V _{SS} = 0V All Other Pins Open	-400	-900	mV
Input Clamp Voltage 2, to V _{DD}	V _{IC2}	-	I _{IN} (Under Test) = 100µA V _{DD} = 0V, V _{SS} = Open All Other Pins Open	400	900	mV
Input Capacitance	Cin	3012	V_{IN} (Not Under Test) = 0V $V_{DD} = V_{SS} = 0V$ f = 100kHz to 1MHz Note 4	-	10	pF
Propagation Delay Low to High, CLK to 1Q	tр∟н	3003	$V_{IN} (Under Test) =$ $Pulse Generator$ $V_{IN} (Remaining Inputs)$ $= Truth Table$ $V_{IL} = 0V, V_{IH} = 4.5V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 5	-	36	ns
Propagation Delay High to Low 1, CLK to 1Q	t₽HL1	3003	$V_{IN} (Under Test) =$ Pulse Generator $V_{IN} (Remaining Inputs)$ = Truth Table $V_{IL} = 0V, V_{IH} = 4.5V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 5	-	36	ns
Propagation Delay High to Low 2, CLR to 1Q	tPHL2	3003	$V_{IN} (Under Test) =$ Pulse Generator $V_{IN} (Remaining Inputs)$ = Truth Table $V_{IL} = 0V, V_{IH} = 4.5V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 5	-	36	ns
Transition Time Low to High, 1Q	tт∟н	3004		-	15	ns



PAGE 14

ISSUE 5

Characteristics Symbols MIL-STD-883 Test Method		Test Conditions	Limits		Units	
		rest method	Note 1	Min	Max	
Transition Time High to Low, 1Q	tтн∟	3004	$V_{IN} (Under Test) =$ Pulse Generator $V_{IN} (Remaining Inputs)$ = Truth Table $V_{IL} = 0V, V_{IH} = 4.5V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 5	-	15	ns
Maximum Clock Frequency	f _{CLK}	-	Clock = Pulse Generator $V_{IL} = 0V, V_{IH} = 4.5V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Notes 6, 7	27	-	MHz

2.3.2 <u>High and Low Temperatures Electrical Measurements</u> The measurements shall be performed at $T_{amb} = +125 (+0 -5)^{\circ}C$ and $T_{amb} = -55 (+5 -0)^{\circ}C$.

Characteristics	Symbols	MIL-STD-883	Test Conditions	Limits		Units
	Test Method Note		Note 1	Min	Max	
Functional Test 1	-	3014	Verify Truth Table without Load $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2V, V_{SS} = 0V$ $t_r < 1\mu s$ Note 2	-	-	-
Functional Test 2	-	3014	Verify Truth Table without Load $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ Note 2	-	-	-
Functional Test 3	-	3014	Verify Truth Table without Load $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6V, V_{SS} = 0V$ $t_r = t_f < 400ns$ Note 2	-	-	-
Quiescent Current	ldd	3005	$V_{IL} = 0V, V_{IH} = 6V$ $V_{DD} = 6V, V_{SS} = 0V$ All Outputs Open Note 3	-	8	μΑ
Low Level Input Current	Ιı∟	3009	$V_{IN} (Under Test) = 0V$ $V_{IN} (Remaining Inputs)$ = 6V $V_{DD} = 6V, V_{SS} = 0V$	-	-1	μA



Characteristics	Symbols	MIL-STD-883	Test Conditions	Limits		Units
		Test Method	Note 1	Min	Max	
High Level Input Current	lн	3010	V_{IN} (Under Test) = 6V V_{IN} (Remaining Inputs) = 0V V_{DD} = 6V, V_{SS} = 0V	-	1	μΑ
Low Level Output Voltage 1	V _{OL1}	3007		-	100	mV
Low Level Output Voltage 2	Vol2	3007		-	100	mV
Low Level Output Voltage 3	V _{OL3}	3007		-	100	mV
Low Level Output Voltage 4	V _{OL4}	3007		-	400	mV
Low Level Output Voltage 5	V _{OL5}	3007		-	400	mV
High Level Output Voltage 1	Voh1	3006		1.9	-	V
High Level Output Voltage 2	Vон2	3006		4.4	-	V
High Level Output Voltage 3	V _{OH3}	3006		5.9	-	V
High Level Output Voltage 4	Vон4	3006		3.7	-	V
High Level Output Voltage 5	V _{OH5}	3006		5.2	-	V
Input Clamp Voltage 1, to Vss	VIC1	-	I _{IN} (Under Test) = -100µA V _{DD} = Open, V _{SS} = 0V All Other Pins Open	-0.1	-1.2	V
Input Clamp Voltage 2, to V _{DD}	V _{IC2}	-	I _{IN} (Under Test) = 100µA V _{DD} = 0V, V _{SS} = Open All Other Pins Open	0.1	1.2	V



PAGE 16

- 2.3.3 <u>Notes to Electrical Measurement Tables</u>
 - 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic, inputs not under test shall be V_{IN} = V_{SS} or V_{DD} and outputs not under test shall be open.
 - 2. Functional tests shall be performed with f = 10 kHz (min). The maximum time to output comparator strobe = $30 \mu s$.
 - 3. Quiescent Current shall be tested using the following input conditions:
 - (a) $\overline{\text{CLR}} = V_{\text{IL}}$; all other inputs = V_{\text{IH}}
 - (b) $CLK = Low to High transition; all other inputs = V_{IH}$
 - 4. Guaranteed but not tested.
 - 5. Measurements shall be performed as a go-no-go test on a 100% basis. Read and record measurements shall be performed on a sample of 5 components.

The pulse generator shall have the following characteristics:

 $V_{GEN} = 0$ to V_{DD} ; $f_{GEN} = 1MHz$ minimum; t_r and $t_f \le 6ns$ (10% to 90%); duty cycle = 50%; $Z_{out} = 50\Omega$.

Output load capacitance $C_L = 50 pF \pm 5\%$ including scope probe, wiring and stray capacitance without component in the test fixture and output load resistance $R_L = 1k\Omega \pm 5\%$.

Propagation delay shall be measured referenced to the 50% input and output voltages.

Transition time shall be measured referenced to the 10% and 90% output voltage.

- 6. Read and record measurements shall be performed on a sample of 5 components with 0 failures permitted.
- 7. A pulse, having the following conditions, shall be applied to the clock input: $V_P = 0V$ to V_{DD} . Maximum clock frequency f_{CLK} requirement shall be considered as met if proper output state changes occur with the pulse repetition rate set to that given in the Limits column.

2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3^{\circ}C$.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.3.1 Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Limits		Units
		Drift	Abso	Absolute	
		Value Δ	Min	Max	
Quiescent Current	I _{DD}	±120	-	400	nA
Low Level Input Current	١L	±20	-	-50	nA
High Level Input Current	Ін	±20	-	50	nA
Low Level Output Voltage 4	V _{OL4}	±26	-	260	mV
High Level Output Voltage 4	V _{OH4}	±0.2	3.98	-	V
Threshold Voltage N-Channel	V _{THN}	±0.3	-0.45	-1.45	V
Threshold Voltage P-Channel	V _{THP}	±0.3	0.45	1.35	V

NOTES:

1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.

PAGE 17

2.5 INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS

Unless otherwise specified, the measurements shall be performed at T_{amb} =+22 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.3.1 Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic where specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols	Limits			Units
		Drift	Abso	olute	
		Value Δ	Min	Max	
Functional Test 1	-	-	-	-	-
Functional Test 2	-	-	-	-	-
Functional Test 3	-	-	-	-	-
Quiescent Current	IDD	±120	-	400	nA
Low Level Input Current	lı∟	±20	-	-50	nA
High Level Input Current	Іін	±20	-	50	nA
Low Level Output Voltage 4	V _{OL4}	±26	-	260	mV
Low Level Output Voltage 5	V _{OL5}	±26	-	260	mV
High Level Output Voltage 4	V _{OH4}	±0.2	3.98	-	V
High Level Output Voltage 5	V _{OH5}	±0.2	5.48	-	V
Threshold Voltage N-Channel	VTHN	±0.3	-0.45	-1.45	V
Threshold Voltage P-Channel	V _{THP}	±0.3	0.45	1.35	V

NOTES:

1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.

2. The drift values (Δ) are applicable to the Operating Life test only.

2.6 <u>HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS</u>

2.6.1 <u>N-Channel HTRB</u>

Characteristics	Symbols	Test Conditions	
Ambient Temperature	T _{amb}	+125 (+0 -5)	°C
Outputs Q (all gates)	Vout	Open or Vss	V
Inputs CLR, CLK, D (all gates)	V _{IN}	V _{SS}	V
Positive Supply Voltage	Vdd	6 (+0 -0.5)	V
Negative Supply Voltage	Vss	0	V
Duration	t	72	Hours

NOTES:

- 1. Input Protection Resistor = 680Ω min to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min to $10k\Omega$ max.





ISSUE 5

2.6.2 <u>P-Channel HTRB</u>

Characteristics	Symbols	Test Conditions	
Ambient Temperature	T _{amb}	+125 (+0 -5)	°C
Outputs Q (all gates)	Vout	Open or VDD	V
Inputs CLR, CLK, D (all gates)	Vin	V _{DD}	V
Positive Supply Voltage	V _{DD}	6 (+0 -0.5)	V
Negative Supply Voltage	Vss	0	V
Duration	t	72	Hours

NOTES:

- 1. Input Protection Resistor = 680Ω min to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min to $10k\Omega$ max.

2.7 POWER BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+125 (+0 -5)	°C
Outputs Q (all gates)	Vout	Vdd	V
Input CLR	Vin	V _{DD}	V
Input CLK	V _{IN}	V _{GEN1}	V
Inputs D (all gates)	Vin	V _{GEN2}	V
Pulse Voltage	Vgen	0V to V _{DD}	V
Pulse Frequency Square Wave	fgen1 fgen2	100k ±10% 50k ±10% 50 ±15% Duty Cycle t _r = t _f ≤ 400ns	Hz
Positive Supply Voltage	V _{DD}	6 (+0 -0.5)	V
Negative Supply Voltage	V _{SS}	0	V

NOTES:

- 1. Input Protection Resistor = 680Ω min to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min to $10k\Omega$ max.

2.8 OPERATING LIFE CONDITIONS

The conditions shall be as specified in Para. 2.7 Power Burn-in.



2.9 TOTAL DOSE RADIATION TESTING

2.9.1 <u>Bias Conditions and Total Dose Level for Total Dose Radiation Testing</u> Continuous bias shall be applied during irradiation testing as specified below.

The total dose level applied shall be as specified in Para. 1.4.2 or in the Purchase Order.

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+22 ±3	°C
Outputs Q (all gates)	V _{OUT}	Open	V
Input CLR	Vin	Vss	V
Inputs CLK, D (all gates)	Vin	V _{DD}	V
Positive Supply Voltage	V _{DD}	6 ±0.3	V
Negative Supply Voltage	Vss	0	V

NOTES:

1. Input Protection Resistor = 680Ω min to $47k\Omega$ max.

2.9.2 <u>Electrical Measurements for Total Dose Radiation Testing</u>

Prior to irradiation testing the devices shall have successfully met Para. 2.3.1 Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at T_{amb} = +22 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.3.1 Room Temperature Electrical Measurements.

The parameters to be measured during and on completion of irradiation testing are shown below.

Unless otherwise specified all inputs and outputs shall be tested for each characteristic.

Characteristics	Symbols	Limits			Units
		Drift	Absolute		
		Value Δ	Min	Max	
Quiescent Current	I _{DD}	-	-	40	μA
Threshold Voltage N-Channel	Vthn	±0.6	-0.4	-1.5	V
Threshold Voltage P-Channel	V _{THP}	±0.6	0.4	1.4	V

ESCC Detail Specification



No. 9306/052

ISSUE 5

PAGE 20

APPENDIX 'A'

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 2.1.1 Deviations from the Generic Specification: Deviations from Production Control - Chart F2	Total Dose Radiation Testing: The following deviation from the procedures for qualification and procurement lot acceptance in ESCC Basic Specification No. 22900 shall apply: The radiation exposure and test sequence requirements including radiation levels, time intervals for measurement, and the flow chart for qualification and lot acceptance testing, may be replaced by the requirements of ST radiation test procedure 0043082.
Para. 2.1.1 Deviations from the Generic Specification:	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
Deviations from Screening Tests - Chart F3	High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Power Burn-in test is performed using STMicroelectronics Specification Ref: 0019255.
	Solderability is not applicable unless specifically stipulated in the Purchase Order.
Para. 2.1.1 Deviations from the Generic Specification:	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
Deviations from Qualification and Periodic Tests - Chart F4	Operating Life: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 2.3.1 Room Temperature Electrical Measurements	All AC characteristics (Capacitance and Timings) may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes AC characteristic measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.
Para. 2.3.2 High and Low Temperatures Electrical Measurements	High and Low Temperatures Electrical Measurements may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes High and Low Temperatures Electrical Measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.