

Page i

### INTEGRATED CIRCUITS, SILICON MONOLITHIC,

### **BIPOLAR DUAL J-K FLIP-FLOPS WITH**

### PRESET AND CLEAR,

### **BASED ON TYPE 54LS112A**

### ESCC Detail Specification No. 9203/016

### ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



#### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



### european space agency agence spatiale européenne

Pages 1 to 28

### INTEGRATED CIRCUITS, SILICON MONOLITHIC,

### **BIPOLAR DUAL J-K FLIP-FLOPS WITH**

### PRESET AND CLEAR,

### BASED ON TYPE 54LS112A

### ESA/SCC Detail Specification No. 9203/016

# space components coordination group

		Approved by		
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 4	July 1992	Tomment	t. lato	
Revision 'A'	January 1995	Tommens	Hoom	
			CV.	



.

....

Rev. 'A'

PAGE 2

### DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		This issue supersedes Issue 3 and incorporates all modifications agreed on the basis of the following DCR's:- Cover page DCN Table 1(a) : Lead Material and/or Finish amended for existing Variants : Variants 11 and 12 added Figures 2(a), (b), (c) : Imperial dimensions deleted Figures 2(b), (c) : Reference to Note 6 amended to "Note 10" Figure 2(d) : New figure added Notes to Figures : Title of the notes amended : Note 1, last sentence added : Note 8, 'or terminals' added : Note 8, 'or terminals' added : Notes 11 and 12 added Figure 3(a) : Figure for chip carrier package added : Note 1 added Figure 3(b) : Note amended Figure 3(b) : Note amended Para. 4.2.2 : PIND deviation deleted, "None" added Para. 4.2.4 : Deviation deleted, "None" added Para. 4.2.5 : Deviation deleted, "None" added Para. 4.3.2 : Paragraph rewritten Para. 4.5.3 : Paragraph standardised Para. 4.7.1 : "T <sub>amb</sub> " added before "+22±3°C" Paras. 4.7.2 & 4.7.3 : In title amended	None 22881 22881 22881 22881 23519 22881 22881 22881 22881 22881 22881 22881 22881 22881 22881 22881 22881 23519 23460 22881 22919 23460 2281 23519 23519
Ά'	Jan. '95	P1.       Cover Page         P2.       DCN         P6.       Table 1(b)         :       Nos. 2 and 3, Notes reference changed to "1" and "2" respectively.         :       No. 6, Entry amended to include DIL and FP         :       Notes renumbered to "2", "3" and "1" respectively and resequenced         :       Old Note 2, new Note 3 amended         :       New Note 4 added         P7.       Figure 2(a)       :         P8.       Figure 2(b)       :         P16.       Para. 4.3.2       :         Maximum weights amended       :	None None 23573 23573 23573 23573 23573 221033 221033 221047

		ESA/SCC Detail Specification No. 9203/016		PAGE ISSUE	3 4
		TABLE OF CONTENTS		F	age
1.	GENERAL			-	5
1.1 1.2	Scope Component Type Varia	ate			5 5
1.3	Maximum Ratings				5
1.4	Parameter Derating Info	rmation			5
1.5	Physical Dimensions				5
1.6	Pin Assignment				5
1.7	Truth Table				5
1.8	Circuit Schematic				5
1.9	Functional Diagram				5
2.	APPLICABLE DOCUM	IENTS			15
3.		S, ABBREVIATIONS, SYMBOLS AND U	INITS		15
4.	REQUIREMENTS				15
4.1	General				15
4.2	Deviations from Generic	c Specification			15
4.2.1	Deviations from Specia				15
4.2.2	Deviations from Final P				15
4.2.3	Deviations from Burn-in				15
4.2.4	Deviations from Qualific	ation Tests			15
4.2.5	Deviations from Lot Acc	ceptance Tests			15
4.3	Mechanical Requirement	nts			16
4.3.1	<b>Dimension Check</b>				16
4.3.2	Weight				16
4.4	Materials and Finishes				16
4.4.1	Case				16
4.4.2	Lead Material and Finis	h			16
4.5	Marking				16
4.5.1	General				16
4.5.2	Lead Identification				16
4.5.3	The SCC Component N				16
4.5.4	Traceability Information				17 17
4.6 4.6.1	Electrical Measurement				17
4.6.1		s at Room Temperature s at High and Low Temperatures			17
4.6.3	Circuits for Electrical M				17
4.7	Burn-in Tests				17
4.7.1	Parameter Drift Values				17
4.7.2	Conditions for Power B	urn-in			17
4.7.3	Electrical Circuits for P				17
4.8	Environmental and End				26
4.8.1	Electrical Measurement	s on Completion of Environmental Tests			26
4.8.2		s at Intermediate Points during Endurance	e Tests		26
4.8.3		s on Completion of Endurance Tests			26
4.8.4	Conditions for Operatin	-			26
4.8.5	Electrical Circuits for O	• =			26
4.8.6	Conditions for High Ter	nperature Storage Test			26

•..

<b>Bee</b>	ESA/SCC Detail Specification No. 9203/016	PAGE ISSUE	4 4

#### **TABLES**

Page

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, D.C. Parameters	18
	Electrical Measurements at Room Temperature, A.C. Parameters	19
3	Electrical Measurements at High and Low Temperatures	20
4	Parameter Drift Values	24
5	Conditions for Power Burn-in and Operating Life Test	24
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate	27
	Points and on Completion of Endurance Tests	

#### **FIGURES**

1	Not applicable	N/A
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Truth Table	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	14
4	Circuits for Electrical Measurements	21
5	Electrical Circuit for Power Burn-in and Operating Life Test	25

#### APPENDICES (Applicable to specific Manufacturers only)

'A' Agreed Deviations for Texas Instruments (F)

28

•...



#### 1. <u>GENERAL</u>

#### 1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a Silicon Monolithic, Low Power Bipolar Schottky Dual J-K Flip-Flop with Preset and Clear, based on Type 54LS112A. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 <u>FUNCTIONAL DIAGRAM</u> As per Figure 3(d).



Rev. 'A'

6

PAGE

#### TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	D7
02	FLAT	2(a)	G4
05	DIL	2(b)	D7
06	DIL	2(b)	G4
07	DIL	2(c)	D7
08	DIL	2(c)	D3 or D4
11	CCP	2(d)	7
12	CCP	2(d)	4

#### TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V <sub>CC</sub>	-0.5 to 7.0	V	-
2	Input Voltage	V <sub>IN</sub>	-0.5 to 7.0	V	Note 1
3	Device Dissipation	PD	33	mWdc	Note 2
4	Operating Temperature Range	T <sub>op</sub>	- 55 to + 125	°C	-
5	Storage Temperature Range	T <sub>stg</sub>	- 65 to + 150	°C	-
6	Soldering Temperature For FP and DIL For CCP	T <sub>sol</sub>	+ 265 + 245	°C	Note 3 Note 4

#### **NOTES**

- 1. Input current limited to 18mA.
- 2. Must withstand added PD due to short circuit conditions (i.e. IOS) at one output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.



Rev. 'A'

7

PAGE

#### FIGURE 2 - PHYSICAL DIMENSIONS



SYMBOL	MILLIMETRES		NOTES
STWBOL	MIN	MAX	NOTES
A	1.27	2.03	
b	0.38	0.56	8
С	0.08	0.23	8
D	9.42	10.16	4
E	6.27	7.24	
E1	7.00 T	PICAL	4
е	1.27 T	PICAL	5, 9
L	7.87	8.89	8
L1	23.88	24.38	
Q	0.51	1.02	2
S	0.25	0.64	7



#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(b) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIM	MILLIMETRES	
STMBOL	MIN	MAX	NOTES
Α	-	5.08	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	19.18	19.94	4
E	6.22	7.62	4
E1	7.37	8.13	
е	2.54 T	/PICAL	6, 9
F	1.27 T	PICAL	
н	0.76	-	
L ·	3.30	5.08	8
Q	0.51	-	3
S	0.38	1.27	7
α	0°	15°	10



С

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(c) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIMETRES		NOTES		
STWBOL	MIN.	MAX.	NOTES		
A	-	5.08	~		
b	0.36	0.58	8		
b1	0.76	1.78	8		
С	0.20	0.38	8		
D	18.80	22.10	-		
E	5.59	7.87	-		
E1	7.37	8.13	4		
е	2.54 T\	/PICAL	6, 9		
L	3.18	5.08	-		
Q	0.38	2.03	3		
S	0.25	1.35	7		
¢	0°	15°	10		





#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(d) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



SYMBOL	MILLIMETRES		NOTES
STUBUL	MIN.	MAX.	NOTES
A	8.687	9.093	-
В	7.798	9.093	-
С	0.250	0.510	11
D	0.889	1.143	12
E	1.140	1.400	8
F	0.559	0.712	8
G	1.27 TYPICAL		5, 9
H	1.630	2.540	-

NOTES: See Page 11.



#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(d)

- 1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(d).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ± 0.13mm of its true longitudinal position relative to Pins 1 and 16.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pins 1 and 16.
- 7. Applies to all four corners.
- 8. All leads or terminals.
- 14 spaces for flat and dual-in-line packages.
   16 spaces for chip carrier packages.
- 10. Lead centre when  $\alpha$  is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.

	ESA/SCC Detail Specification No. 9203/016		PAGE ISSUE	12 4
--	--	--	---------------	---------

#### FIGURE 3(a) - PIN ASSIGNMENT

#### **DUAL-IN-LINE AND FLAT PACKAGE**

#### CHIP CARRIER PACKAGE





(TOP VIEW)

(TOP VIEW)

#### FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	2	3	4	5	7	8	9	10	12	13	14	15	17	18	19	20

#### **NOTES**

1. All references throughout this specification relate to FLAT/DIL packages only.



#### FIGURE 3(b) - TRUTH TABLE (EACH FLIP-FLOP)

		OUTPUTS				
PRESET	CLEAR	CLOCK	J	к	Q	Q
L	Н	х	Х	х	Н	L
н	L	х	х	х	L	Н
L	L	х	х	х	H (2)	H (2)
н	н	↓	L	L	Q0	Q0
н	н	Ļ	Н	L	н	L
н	н	↓	L	Н	L	Н
н	Н	Ļ	Н	Н	TOGGLE	
Н	Н	Н	Х	Х	Q0	Q0

#### NOTES

- Logic Level Definitions: L=Low Level (Steady State), H=High Level (Steady State), X=Don't Care, Q0=Level of Q before indicated steady-state input conditions were established, ↓ = transition from high to low level.
- 2. This configuration is nonstable, it will not persist when clear and preset inputs return to their inactive (high) level.



#### FIGURE 3(c) - CIRCUIT SCHEMATIC

#### EQUIVALENT OF EACH INPUT

#### TYPICAL OF ALL OUTPUTS



#### FIGURE 3(d) - FUNCTIONAL DIAGRAM (EACH FLIP-FLOP)





#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviation is used:-

- V<sub>IC</sub> Input Clamp Voltage.
- I<sub>CC</sub> Supply Current.
- V<sub>CC</sub> Supply Voltage.

#### 4. **REQUIREMENTS**

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 Deviations from Burn-in Tests (Chart III)
  - (a) Para. 7.1.1(a), High Temperature Reverse Bias tests and subsequent electrical measurements related to this test shall be omitted.
  - (b) Para. 9.9.2, Electrical Measurements at High and Low Temperatures: Only a test result summary, based on go-no-go tests and presented in histogram form is required.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.
- 4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.



#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.7 grammes for the flat package, 2.2 grammes for the dual-in-line package and 0.6 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type '3 or 4', Type '4' or Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be either Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(d).

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920301602B</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	



#### 4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb}$  = +125 and -55 °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

#### 4.7.3 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIN	IITS	LINUT
100.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test		-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 5	Input Current High Level at J-K	l <sub>iH1</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 2.7V (Pins 2-3-11-12)	-	20	μΑ
6 to 9	Input Current High Level at J-K (Max. Input Voltage)	l <sub>IH2</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 7.0V (Pins 2-3-11-12)	-	100	μΑ
10 to 13	Input Current High Level at Preset and Clear	I <sub>IH3</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 2.7V (Pins 4-10-14-15)	-	60	μА
14 to 17	Input Current High Level at Preset and Clear (Max. Input Voltage)	l <sub>IH4</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 7.0V (Pins 4-10-14-15)	-	300	μA
18 to 19	Input Current High Level at Clock	l <sub>IH5</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 2.7V (Pins 1-13)	-	80	μΑ
20 to 21	Input Current High Level at Clock (Max. Input Voltage)	l <sub>IH6</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 7.0V (Pins 1-13)	-	400	μА
22 to 31	Input Clamp Voltage	V <sub>IC</sub>	3009	4(b)	V <sub>CC</sub> = 4.5V, I <sub>IN</sub> = - 18mA Note 2 (Pins 1-2-3-4-10-11-12-13- 14-15)	-	- 1.5	V
32 to 35	Input Current Low Level at J-K	l <sub>IL1</sub>	3009	4(c)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0.4V (Pins 2-3-11-12)	-	- 400	μΑ
36 to 41	Input Current Low Level at Preset and Clear	I <sub>IL2</sub>	3009	4(c)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0.4V (Pins 4-10-14-15)	-	- 800	μΑ
42 to 45	Output Voltage Low Level	V <sub>OL</sub>	3007	4(d)	$V_{CC} = 4.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, I_{OL} = 4.0mA$ (Pins 5-6-7-9)	-	0.4	V
46 to 49	Output Voltage High Level	V <sub>OH</sub>	3006	4(e)	$V_{CC} = 4.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, I_{OH} = -400\mu A$ (Pins 5-6-7-9)	2.5	-	V
50 to 53	Output Current Short Circuit	los	3011	4(f)	V <sub>CC</sub> = 5.5V Note 3 (Pins 5-6-7-9)	- 15	- 100	mA
54 to 55	Supply Current	lcc	3005	4(g)	V <sub>CC</sub> = 5.5V Note 4 (Pin 16)	-	6.0	mA

NOTES: See Page 19.



#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST)	LIN	IITS	UNIT
110.	CHARACTERISTICS SYMBOL MIL-STD FIG 883		FIG.	IG. (FINS ONDER TEST) (NOTE 6)		MAX	UNIT	
56 to 59	Propagation Delay, Low to High Level from Clear, Preset or Clock to Q or $\overline{Q}$	t <sub>PLH</sub>	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$ (Pins 5-6-7-9)	-	20	ns
60 to 63	Propagation Delay, High to Low Level from Clear, Preset or Clock to Q or $\overline{Q}$	t <sub>PHL</sub>				-	20	
64 to 67	Maximum Clock Frequency (Note 5)	f <sub>max</sub>	-	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$ (Pins 5-6-7-9)	30	-	MHz

#### **NOTES**

- 1. Go-no-go test with  $V_{IL} = 0.3V$ ;  $V_{IH} = 3.0V$ ; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than one output shall be shorted at a time, and only for 1 second maximum.
- 4. With all outputs open,  $I_{CC}$  is measured with Q and  $\overline{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.
- 5. This parameter shall be measured only when required by purchase order. In any case, the Manufacturer shall guarantee that the devices meet this requirement.
- 6. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.



#### TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND - 55(+5-0) °C

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIN	IITS	
INO.	UNARAU I ERIS NUS	STIVIBUL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 5	Input Current High Level at J-K	l <sub>H1</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 2.7V (Pins 2-3-11-12)	-	20	μA
6 to 9	Input Current High Level at J-K (Max. Input Voltage)	l <sub>1H2</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 7.0V (Pins 2-3-11-12)	-	100	μΑ
10 to 13	Input Current High Level at Preset and Clear	Інз	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 2.7V (Pins 4-10-14-15)	-	60	μΑ
14 to 17	Input Current High Level at Preset and Clear (Max. Input Voltage)	I <sub>IH4</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 7.0V (Pins 4-10-14-15)	-	300	μA
18 to 19	Input Current High Level at Clock	I <sub>IH5</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 2.7V (Pins 1-13)	-	80	μΑ
20 to 21	Input Current High Level at Clock (Max. Input Voltage)	lihe	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 7.0V (Pins 1-13)	-	400	μΑ
22 to 31	Input Clamp Voltage	V <sub>IC</sub>	3009	4(b)	V <sub>CC</sub> = 4.5V, I <sub>IN</sub> = - 18mA Note 2 (Pins 1-2-3-4-10-11-12-13- 14-15)	-	- 1.5	V
32 to 35	Input Current Low Level at J-K	I <sub>IL1</sub>	3009	4(c)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0.4V (Pins 2-3-11-12)		- 400	μΑ
36 to 41	Input Current Low Level at Preset and Clear	I <sub>IL2</sub>	3009	4(c)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0.4V (Pins 4-10-14-15)	-	- 800	μΑ
42 to 45	Output Voltage Low Level	V <sub>OL</sub>	3007	4(d)	$V_{CC} = 4.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, I_{OL} = 4.0mA$ (Pins 5-6-7-9)	-	0.4	V
46 to 49	Output Voltage High Level	V <sub>OH</sub>	3006	4(e)	V <sub>CC</sub> = 4.5V, V <sub>IL</sub> = 0.7V V <sub>IH</sub> = 2.0V, I <sub>OH</sub> = - 400µA (Pins 5-6-7-9)	2.5	-	V
50 to 53	Output Current Short Circuit	los	3011	4(f)	V <sub>CC</sub> = 5.5V Note 3 (Pins 5-6-7-9)	- 15	- 100	mA
54 to 55	Supply Current	lcc	3005	4(g)	V <sub>CC</sub> = 5.5V Note 4 (Pin 16)	-	6.0	mA



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

#### FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

#### FIGURE 4(b) - INPUT CLAMP VOLTAGE



#### **NOTES**

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

#### FIGURE 4(c) - LOW LEVEL INPUT CURRENT



### FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE



#### NOTES

1. Each input to be tested separately.

#### **NOTES**

1. Test per Truth Table.



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE

#### FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT



#### **NOTES**

1. Test per Truth Table.

#### **NOTES**

- 1. No more than one output should be shorted at a time.
- 2. For Q measurements: Preset, Clock, J, K = 0V; Clear = 4.5V.

For  $\overline{Q}$  measurements:

### Clear, Clock, J, K = 0V; Preset = 4.5V.

#### FIGURE 4(g) - SUPPLY CURRENT



#### **NOTES**

1. See Note 4 for Table 2.



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(h) - DYNAMIC TEST AND SWITCHING WAVEFORMS



#### **NOTES**

Clock input characteristics for t<sub>PLH</sub>, t<sub>PHL</sub> (clock to output), V<sub>GEN</sub> = 3.0V, t<sub>r</sub> < 6.0ns, t<sub>f</sub> < 15ns, t<sub>p</sub> (clock) = 25ns, and PRR < 1.0MHz.</li>

When testing  $f_{max}$  the clock input characteristics are  $V_{GEN}$  = 3.0V,  $t_f = t_r < 10$ ns,  $t_p$  (clock) = 20ns and PRR = 1.0MHz.

- 2. All diodes are 1N916 and 1N3064.
- 3.  $C_L = 15pF$  maximum, including scope probe, wiring and stray capacitance without package in test fixture.
- 4.  $R_L = 2.0 k\Omega \pm 5\%$ .



#### TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2 to 5	Input Current High Level	I <sub>IH</sub>	As per Table 2	As per Table 2	±20 or (1) ±0.5	% µА
32 to 35	Input Current Low Level	Ι <sub>ΙL</sub>	As per Table 2	As per Table 2	± 18	μА
42 to 45	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	± 60	mV
46 to 49	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	±240	mV

#### **NOTES**

1. Whichever is greater, referred to the initial value.

### TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
- 1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0 - 5)	°C
2	Power Supply Voltage	V <sub>CC</sub>	+ 5( + 0.5 – 0)	V
3	Pulse Voltage	V <sub>GEN</sub>	0.5 max. to 3.0 min.	v
4	Frequency	f	100 (See Note 1)	Hz
5	Fan-out	-	10	-
6	Rise Time	t <sub>r</sub>	50 max.	μs
7	Fall Time	t <sub>f</sub>	50 max.	μs
8	Duty Cycle	-	20 min.	%

**NOTES** 

1. Tolerance  $\pm 10\%$ .



#### FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



 $\frac{\text{NOTES}}{1. R = 1.2k\Omega}.$ 



#### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> <u>SPECIFICATION NO. 9000)</u>

#### 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb}$  = +22 ± 3 °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

#### 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3 \text{ °C}$ .

#### 4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

#### 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5.

#### 4.8.6 <u>Conditions for High Temperature Storage Test</u>

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be  $T_{amb} = +150(+0.5)$  °C.



## TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHAN	UNIT	
		UTWIDDE	TEST METHOD	CONDITIONS	(Δ)	ABSOLUTE	UNIT
2 to 5	Input Current High Level 1	líH1	As per Table 2	As per Table 2	± 1.0	-	μА
6 to 9	Input Current High Level 2	I <sub>IH2</sub>	As per Table 2	As per Table 2	-	100	μА
32 to 35	Input Current Low Level	կլ	As per Table 2	As per Table 2	<u>+</u> 12	-	μΑ
42 to 45	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	± 60	-	mV
46 to 49	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	±240	-	mV
54 to 55	Supply Current	lcc	As per Table 2	As per Table 2	±20	-	%



### APPENDIX 'A'

Page 1 of 1

### AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TIF 50.42-3002.
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TIF 50.42-3002.