

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, OCTAL D-TYPE FLIP-FLOP BASED ON TYPE 54LS374

ESCC Detail Specification No. 9203/031

# ISSUE 1 October 2002





#### **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 29

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, OCTAL D-TYPE FLIP-FLOP BASED ON TYPE 54LS374

ESA/SCC Detail Specification No. 9203/031



# space components coordination group

	Issue/Rev. Date	Approved by		
Issue/Rev.		SCCG Chairman	ESA Director General or his Deputy	
Issue 2	November 1991	-	, -, /	
Revision 'A'	June 1992	Pomomens	1. labo	
Revision 'B'	September 1994	Tomomens	1. led	



Rev. 'B'

PAGE 2 ISSUE 2

# **DOCUMENTATION CHANGE NOTICE**

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		This issue supersedes Issue 1 and incorporates all modifications agreed in the following DCR's: Cover page COVER STAND	None None 22881 22881 22881 22920 22881 22920 22920 22881 22881 22881 22881 22881 22881 22920 22881 22920 22881 21048 22919 23460/ 22920 22881/ 22920 22881/ 22920 22881/ 22920 22881/ 22920 22881/ 22920 22881/ 22920 22881/ 22920 22881/ 22920 22881/ 22920 22881/ 22920 22881/ 22920 22881/ 22920 22881/ 22920 22881/ 22920 22881/ 22920 22881/ 22920 22881/ 22920
'A'	June '92	P1. Cover Page : P2. DCN : P3. Table of Contents : Amended as relevant P11. Figure 3(b) : Note amended P16. Para. 4.5.3 : Wording amended P16. Para. 4.6.3 : 'and functional test sequence' deleted P16. Paras. 4.7.2 /4.7.3 : 'power' added before 'burn-in' P27. Para. 4.8 : Title amended	None None None 23519 23519 23519 23519
'B'	Sept. '94	P1. Cover Page P2. DCN P2A. DCN : Page added P6. Table 1(a) : Variant 02 added : Variant 08 deleted	None None None 23634 23634



Rev. 'B'

PAGE 2A ISSUE 2

# **DOCUMENTATION CHANGE NOTICE**

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
		P6. Table 1(b) P8. Figure 2(b)	<ul> <li>: No. 2, in Remarks, Note no. amended to "1"</li> <li>: No. 3, in Remarks, Note no. amended to "2"</li> <li>: No. 6, Existing temperature specified for DII/FP and note no. amended to "3"</li> <li>: New temperature and note reference added for CCP</li> <li>: Note 1 renumbered as "2"</li> <li>: Note 2 renumbered as "3" and text amended</li> <li>: Note 3 renumbered as "1"</li> <li>: New Note 4 added</li> <li>: Figure and Table amended</li> </ul>	23573 23573 23573 23573 23573 23573 23573 23573 23573 23592/
		P11. Figure 3(a) P15. Para. 4.3.2	: Pin notation added to Chip Carrier Package : Weights amended	23634 23634 221047



Rev. 'A'

PAGE 3

ISSUE 2

# **TABLE OF CONTENTS**

		<u>Page</u>
1.	GENERAL CONTRACTOR OF THE PROPERTY OF THE PROP	5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
2.	APPLICABLE DOCUMENTS	14
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	14
4.	REQUIREMENTS	14
4.1	General	14
4.2	Deviations from Generic Specification	14
4.2.1	Deviations from Special In-process Controls	14
4.2.2	Deviations from Final Production Tests	14
4.2.3	Deviations from Burn-in and Electrical Measurements	14
4.2.4	Deviations from Qualification Tests	14
4.2.5	Deviations from Lot Acceptance Tests	15
4.3	Mechanical Requirements	15
4.3.1	Dimension Check	15
4.3.2	Weight	15 15
4.4	Material and Finishes	15
4.4.1	Case	15
4.4.2	Lead Material and Finish	15
4.5	Marking	15
4.5.1	General	15
4.5.2	Lead Identification	16
4.5.3	The SCC Component Number	16
4.5.4	Traceability Information	16
4.6	Electrical Measurements Electrical Measurements at Room Temperature	16
4.6.1 4.6.2	Electrical Measurements at High and Low Temperatures	16
4.6.2	Circuits for Electrical Measurements	16
4.7	Burn-in Tests	16
4.7.1	Parameter Drift Values	16
4.7.2	Conditions for Power Burn-in	16
4.7.3	Electrical Circuits for Power Burn-in	16
4.8	Environmental and Endurance Tests	27
4.8.1	Electrical Measurements on Completion of Environmental Tests	27
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	27
4.8.3	Electrical Measurements on Completion of Endurance Tests	27
4.8.4	Conditions for Operating Life Test	27
4.8.5	Electrical Circuit for Operating Life Test	27
4.8.6	Conditions for High Temperature Storage Test	27



PAGE 4

<u>Page</u> **TABLES** 6 Type Variants 1(a) 6 Maximum Ratings 1(b) 17 Electrical Measurements at Room Temperature - D.C. Parameters 2 Electrical Measurements at Room Temperature - A.C. Parameters 19 20 Electrical Measurements at High and Low Temperatures 3 25 4 Parameter Drift Values 25 Conditions for Power Burn-in and Operating Life Test 5 Electrical Measurements on Completion of Environmental Tests and at Intermediate 28 6 Points and on Completion of Endurance Testing **FIGURES** N.A. 1 Not applicable 7 Physical Dimensions - Flat Package 2(a) 8 Physical Dimensions - Dual-in-Line Package 2(b) 9 Physical Dimensions - Square Chip Carrier Package (3 Layer Base) 2(c) 11 Pin Assignment 3(a) 11 Truth Table 3(b) 12 Circuit Schematic of Inputs and Outputs 3(c) 13 Functional Diagram 3(d) 22 Circuits for Electrical Measurements 4 26 Electrical Circuit for Power Burn-in and Operating Life Test APPENDICES (Applicable to specific Manufacturers only) 29 Agreed Deviations for Texas Instruments (F) 'A'



PAGE

ISSUE 2

5

#### 1. GENERAL

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, low power bipolar Schottky, Octal D Type Flip-Flop, based on Type 54LS374. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000 the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

#### 1.4 PARAMETER DERATING INFORMATION (Figure 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).



Rev. 'B'

PAGE 6 ISSUE 2

#### TABLE 1(a) - TYPE VARIANTS

Variant	Case	Figure	Lead Material and/or Finish
02	FLAT	2(a)	G4
05	DIL.	2(b)	D7
06	DIL	2(b)	G4
11	CCP	2(c)	7
12	CCP	2(c)	4

#### **TABLE 1(b) - MAXIMUM RATINGS**

No.	Characteristics	Symbol	Maximum Ratings	Unit	Remarks
1	Supply Voltage	V <sub>CC</sub>	-0.5 to 7.0	V	-
2	Input Voltage	V <sub>IN</sub>	-0.5 to 7.0	V	Note 1
3	Device Dissipation	$P_{D}$	220	mWdc	Note 2
4	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	-
5	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	-
6	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 265 + 245	°C	Note 3 Note 4

#### **NOTES**

- 1. Input Current limited to -18mA.
- 2. Must withstand added  $P_D$  due to short circuit conditions (i.e.  $l_{OS}$ ) at one output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE 7

ISSUE 2

# **FIGURE 2 - PHYSICAL DIMENSIONS**

#### FIGURE 2(a) - FLAT PACKAGE



CVMPOL	MILLIMETRES		NOTES
SYMBOL	MIN	MAX	NOTES
Α	1.14	2.34	
b	0.38	0.56	8
С	0.08	0.23	8
D	-	12.95	4
l E	6.60	7.65	
E1	8.15 T	PICAL	4
е	1.27 T	YPICAL	5, 9
L	6.35	9.40	8
L1	18.90	25.90	
Q	0.25	1.02	2
S	0.13	1.14	7

NOTES: See Page 10.




Rev. 'B'

PAGE 8 ISSUE 2

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(b) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIMETRES		NOTES
STIMBUL	MIN	MAX	NOTES
Α	-	5.08	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	23.62	24.76	4
E	6.22	7.62	4
E1	7.37	8.13	
е	2.54 TY	/PICAL	6, 9
F	1.27 T	YPICAL	
Н	0.76	-	
L ·	3.30	5.08	8
Q	0.51	-	3
S	0.38	1.27	7
α	0°	15°	10

**NOTES:** See Page 10.




PAGE 9

ISSUE 2

# FIGURE 2 - PHYSICAL DIMENSIONS (Continued)

FIGURE 2(c) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



Symbol	Millim	Notes	
	Min.	Max.	Notes
А	8.687	9.093	
В	7.798	9.093	
С	0.250	0.510	11
D	0.889	1.143	12
Е	1.140	1.400	8
F	0.559	0.712	8
G	1.27 Typical		5, 9
Н	1.630	2.540	

NOTES: See Page 10.



PAGE 10

ISSUE 2

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) to 2(c)

- 1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(b).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ± 0.13mm of its true longitudinal position relative to Pins 1 and 20
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25mm of its true longitudinal position relative to Pins 1 and 20.
- 7. Applies to all four corners.
- 8. All leads or terminals.
- 18 spaces for flat and dual-in-line packages.
   16 spaces for chip carrier packages.
- 10. Lead centre when  $\alpha$  is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




Rev. 'B'


PAGE 11

ISSUE 2

#### FIGURE 3(a) - PIN ASSIGNMENT

#### **DUAL-IN-LINE AND FLAT PACKAGE CHIP CARRIER PACKAGE**





(TOP VIEW)

#### FIGURE 3(b) - TRUTH TABLE (EACH BUFFER)

TRUTH TABLE, EACH FLIP-FLOP			
OUTPUT CONTROL	CLOCK	D	OUTPUT
L	1	Н	Н
L	1	L	L
L	L	Х	$Q_{o}$
Н	Х	Х	Z

#### **NOTES**


<sup>1.</sup> Logic level definitions: H = High Level, L = Low Level, X = Don't care, ↑ = Transition from Low to High Level,  $Q_0$  = level of Q before indicated steady state input conditions were established.




PAGE 12

ISSUE 2

## FIGURE 3(c) - CIRCUIT SCHEMATIC



#### TYPICAL OF ALL OUTPUTS






PAGE 13

ISSUE 2

#### FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 14

ISSUE 2

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition the following abbreviations are used:

V<sub>IC</sub> = Input Clamp Voltage

V<sub>CC</sub> = Supply Voltage

I<sub>CC</sub> = Supply Current, Outputs High

IOZH = Off State, Output Current High

I<sub>OZL</sub> = Off State, Output Current Low

#### 4. REQUIREMENTS

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

#### 4.2.1 Deviations from Special In-process Control

None.

#### 4.2.2 Deviations from Final Production Tests (Chart II)

None.

#### 4.2.3 Deviations from Burn-in and Electrical Measurements (Chart III)

- (a) Para. 7.1.1(a), High Temperature Reverse Bias test and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 9.9.2, Electrical Measurements at High and Low Temperatures: Only a test result summary, based on go-no-go tests and presented in histogram form, is required.

#### 4.2.4 Deviations from Qualification Tests (Chart IV)

None.



Rev. 'B'

PAGE 15

ISSUE 2

#### 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated ciruicts specified herein shall be 0.9 grammes for the flat package, 3.2 grammes for the dual-in-line package and 0.6 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the lead material shall be either Type 'D' or Type 'G' with either Type '4' or Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be either Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



Rev. 'A'

PAGE 16

ISSUE 2

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:-

	920303102B
Detail Specification Number	
Testing Level (B or C, as applicable)	

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0.5)$  °C and -55(+5-0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

#### 4.7.3 Electrical Circuit for Power Burn-in

Circuit for use in performing the power burn-in test is shown in Figure 5 of this specification.



PAGE 17

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

N	Characteristics Symb		hel Test Method	Test	Test Conditions	Limits		1 [-:
No.	Characteristics	Symbol	MIL-STD-883	Fig. (Pins under Test)		Min.	Max.	Unit
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 11	Input Current High Level 1	l <sub>IH1</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 2.7V (Pins 1-3-4-7-8-11-13- 14-17-18)	*	20	μA
12 to 21	Input Current High Level at Max. Voltage	l <sub>IH2</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 7.0V (Pins 1-3-4-7-8-11-13- 14-17-18)	-	100	μA
22 to 31	Input Clamp Voltage	V <sub>IC</sub>	3008	4(b)	V <sub>CC</sub> = 4.5V, I <sub>IN</sub> = -18mA (Pins 1-3-4-7-8-11-13- 14-17-18) Note 2	-	-1.5	V
32 to 41	Input Current Low Level	l <sub>IL</sub>	3009	4(c)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0.4V (Pins 1-3-4-7-8-11-13- 14-17-18)	•	-400	μA
42 to 49	Output Voltage Low Level	V <sub>OL</sub>	3007	4(d)	$V_{CC}$ = 4.5V, $I_{OL}$ = 12mA $V_{IL}$ = 0.7V, $V_{IH}$ = 2.0V (Pins 2-5-6-9-12-15-16-19)	-	0.4	V
50 to 57	Output Voltage High Level	V <sub>OH</sub>	3006	4(e)	$V_{CC}$ = 4.5V, $I_{OH}$ = -1mA $V_{IL}$ = 0.7V, $V_{IH}$ = 2.0V (Pins 2-5-6-9-12-15-16-19)	2.4	-	V
58 to 65	Off State Output Current High Level Applied	lozн	-	4(h)	$V_{CC} = 5.5V,$ $V_{OUT} = 2.7V,$ $V_{IH} = 2.0V$ (Pins 2-5-6-9-12-15-16-19)	-	20	µА
66 to 73	Off State Output Current Low Level Applied	lozl	-	4(h)	$V_{CC} = 5.5V,$ $V_{OUT} = 0.4V,$ $V_{IH} = 2.0V$ (Pins 2-5-6-9-12-15-16-19)	-	-20	μA

NOTES: See Page 18.



PAGE 18

ISSUE 2

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS (CONTINUED)

No	Ob a va a to vietico	Symbol	Test Method	Test	Test Conditions	Limits		Unit
I No I Characteriation I Strange	MIL-STD-883	Fig.	(Pins under Test)	Min.	Max.	Offic		
74 to 81	Short Circuit Output Current	l <sub>OS</sub>	3011	4(f)	V <sub>CC</sub> = 5.5V (Pins 2-5-6-9-12-15-16- 19) Note 3	-30	-130	mA
82	Supply Current	lcc	3005	4(g)	V <sub>CC</sub> = 5.5V (Pin 20)	w	40	mA

#### NOTES:

- 1. Go-no-go test with  $V_{IL} = 0.3V$ ;  $V_{IH} = 3.0V$ ; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than one output should be shorted at a time, and only for 1 second maximum.  $l_{OS}$  measurement may be performed with  $V_{OUT}$  = 2.25V instead of 0V. In this case, the limits are divided by 2.
- 4. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in test.

PAGE 19

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

No	Oh ava ata viatia a	Complete	Test Method	Test	Test Conditions	Limits		Unit
No.	Characteristics Symbol MIL-STD-883 Fig.		(Pins under Test) (Note 4)	Min.	Max.	Unit		
83 to 90	Propagation Delay Low to High, from Clock to any Q	<sup>†</sup> PLH	•	4(i)	$V_{CC}$ = 5.0V $C_L$ = 45pF $R_L$ = 667 $\Omega$ (Pins 2-5-6-9-12-15-16-19)	ı	28.0	ns
91 to 98	Propagation Delay High to Low, from Clock to any Q	<sup>†</sup> PHL	-	4(i)	$V_{CC}$ = 5.0V $C_L$ = 45pF $R_L$ = 667 $\Omega$ (Pins 2-5-6-9-12-15-16-19)	-	28.0	ns
99 to 106	Output Enable Time to High Level from Output Control to any Q	<sup>t</sup> PZH	-	4(i)	$V_{CC}$ = 5.0V $C_L$ = 45pF $R_L$ = 667 $\Omega$ (Pins 2-5-6-9-12-15-16-19)	•	26.0	ns
107 to 114	to Low Level from	t <sub>PZL</sub>	-	4(i)	$V_{CC} = 5.0V$ $C_L = 45pF$ $R_L = 667\Omega$ (Pins 2-5-6-9-12-15-16-19)	-	28.0	ns
115 to 122	Output Disable Time to High Level from Output Control to any Q	<sup>†</sup> РНZ	-	4(i)	$V_{CC}$ = 5.0V $C_L$ = 5pF $R_L$ = 667 $\Omega$ (Pins 2-5-6-9-12-15-16-19)	-	32.0	ns
123 to 130	Time to Low Level	t <sub>PLZ</sub>	-	4(i)	$V_{CC}$ = 5.0V $C_L$ = 5pF $R_L$ = 667 $\Omega$ (Pins 2-5-6-9-12-15-16-19)	-	20.0	ns

NOTES: See Page 18



PAGE 20

ISSUE 2

## TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND -55(+5-0) °C

		Cumpleal	Test Method	Test	Test Conditions	Limits		11.5
No.	Characteristics	Symbol	MIL-STD-883	Fig. (Pins under Test)		Min.	Max.	Unit
1	Functional Test	•	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 11	Input Current High Level 1	l <sub>IH1</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 2.7V (Pins 1-3-4-7-8-11-13- 14-17-18)		20	μA
12 to 21	Input Current High Level 2 at Max. Voltage	l <sub>IH2</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 7.0V (Pins 1-3-4-7-8-11-13- 14-17-18)	-	100	μΑ
22 to 31	Input Clamp Voltage	V <sub>IC</sub>	3008	4(b)	V <sub>CC</sub> = 4.5V, I <sub>IN</sub> = -18mA (Pins 1-3-4-7-8-11-13- 14-17-18) ** Note 2	<u>-</u>	-1.5	V
32 to 41	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0.4V (Pins 1-3-4-7-8-11-13- 14-17-18)		-400	μA
42 to 49	Output Voltage Low Level	V <sub>OL</sub>	3007	4(d)	$V_{CC}$ = 4.5V, $I_{OL}$ = 12mA $V_{IL}$ = 0.7V, $V_{IH}$ = 2.0V (Pins 2-5-6-9-12-15-16-19)	-	0.4	<b>V</b>
50 to 57	Output Voltage High Level	V <sub>OH</sub>	3006	4(e)	$V_{CC}$ = 4.5V, $I_{OH}$ = -1mA $V_{IL}$ = 0.7V, $V_{IH}$ = 2.0V (Pins 2-5-6-9-12-15-16-19)	2.4	-	V
58 to 65	Off State Output Current High Level Applied	lozн	-	4(h)	$V_{CC}$ = 5.5V, $V_{OUT}$ = 2.7V, $V_{IH}$ = 2.0V (Pins 2-5-6-9-12-15-16-19)	-	20	μА
66 to 73	Off State Output Current Low Level Applied	lozl	-	4(h)	$V_{CC}$ = 5.5V, $V_{OUT}$ = 0.4V, $V_{IH}$ = 2.0V (Pins 2-5-6-9-12-15-16-19)	-	-20	μА

NOTES: See Page 18.



PAGE 21

ISSUE 2

## TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(-0+5) °C AND -55(+5-0) °C (CONTINUED)

No. Characteristics		Symbol	Simpol I		Test Test Conditions		Limits	
No. Characteristics Symbol	MIL-STD-883	Fig.	(Pins under Test)	Min.	Max.	Unit		
74 to 81	Short Circuit Output Current	los	3011	4(f)	V <sub>CC</sub> = 5.5V (Pins 2-5-6-9-12-15-16- 19) Note 3	-30	-130	mA
82	Supply Current	lcc	3005	4(g)	V <sub>CC</sub> = 5.5V. (Pin 20)	-	40	mA

**NOTES**: See Page 18.




PAGE 22

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

FIGURE 4(b) - INPUT CLAMP VOLTAGE




**NOTES** 1. Test each input separately.

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

**NOTES** 1. Test each input separately.

## FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE



**NOTES** 1. Test each input separately.

NOTES 1. Output control and D inputs at V<sub>IL</sub>.

2. Clock input at transition from low to high.




PAGE 23

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT




#### **NOTES**

- 1. Output Control at VIL, D input at VIH.
- 2. Clock input at transition low to high.

#### NOTES

- 1. Output Control at VIL, D input at VIH.
- 2. Clock input at transition from low to high.
- 3. No more than one output to be shorted at a time.

#### FIGURE 4(g) - SUPPLY CURRENT FIGURE 4(h) - OFF STATE OUTPUT CURRENT



#### **NOTES**

1. Output control at V<sub>IH</sub> = 4.5V. All other inputs at V<sub>IL</sub> = 0V

#### **NOTES**

1. Output Control and D inputs at VIH.




PAGE 24


ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(i) - DYNAMIC TEST AND SWITCHING WAVEFORMS



#### **VOLTAGE WAVEFORMS**



#### **NOTES**

- 1. C<sub>L</sub> = 45pF or 5pF±5% (See Table 2), including scope probe, wiring and stray capacitance without package in test fixture.
- 2. All diodes are In 916 or In 3064.
- 3.  $R_1 = 667\Omega \pm 5\%$ .
- 4. Waveform 1: Is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2: Is for an output with internal conditions such that the output is high except when disabled by the output control.
- 5. All input pulses are supplied by generators having the following characteristics: PRR < 1Mhz,  $Z_{out} = 50\Omega$ ,  $t_r$  < 15ns and  $t_p$  < 6ns.
- 6. When measuring propagation delay time of 3-state outputs S<sub>1</sub> and S<sub>2</sub> are closed.



PAGE 25

ISSUE 2

# **TABLE 4 - PARAMETER DRIFT VALUES**

No.	Characteristics	Symbol	Spec. and/or Test Method	Test Conditions	Change Limits (Δ)	Unit
2 to 11	Input Current High Level 1	l <sub>IH1</sub>	As per Table 2	As per Table 2	± 0.5 or (1) ± 20	μA %
32 to 41	Input Current Low Level	l <sub>IL</sub>	As per Table 2	As per Table 2	± 18	μА
42 to 49	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	± 60	mV
50 to 57	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	± 240	mV

**NOTES** 1. Whichever is greater, referred to the initial value.

# TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST


No.	Characteristics	Symbol	Condition	Unit
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Power Supply Voltage	V <sub>CC</sub>	+5(+0.5-0)	٧
3	Pulse Voltage	$V_{\sf GEN}$	0.5 max to 3.0 min	٧
4	Frequency	G2 f G1	100 (Note 1) 50	Hz
5	Fan-out	-	10	-
6	Rise Time	t <sub>r</sub>	50 max.	μs
7	Fall Time	t <sub>f</sub>	50 max.	μs
8	Duty Cycle	-	20 min.	%

**NOTES** 1. Tolerance ± 10%.

PAGE 26

ISSUE 2

#### FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



#### **NOTES**

1. R1 to R8 =  $1.2K\Omega$ .



Rev. 'A'

PAGE 27

ISSUE 2

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION No. 9000)</u>

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test is shown in Figure 5 of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be  $T_{amb} = +150(+0-5)$  °C.



PAGE 28

ISSUE 2

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

					Change		
No.	Characteristics	Symbol	Spec. and/or Test Method	Test Conditions	(Δ)	Absolute	Unit
2 to 3	Input Current High Level 1	l <sub>IH1</sub>	As per Table 2	As per Table 2	± 1.0	-	μА
12 to 21	Input Current High Level 2	l <sub>IH2</sub>	As per Table 2	As per Table 2	-	100	μA
32 to 41	Input Current Low Level	l <sub>IL</sub>	As per Table 2	As per Table 2	± 12	-	μА
42 to 49	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	± 60	-	mV
50 to 57	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	± 240	•	mV
82	Supply Current Outputs High	lcc	As per Table 2	As per Table 2	± 20		%



PAGE 29

ISSUE 2

# **APPENDIX 'A'**

Page 1 of 1

# AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (FRANCE)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.1	Scanning Electron Microscope (S.E.M.) Inspection may be performed using TIF document TIF 3.61.610.001.
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TIF 50.42-3002.
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TIF 50.42-3002.