

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

BIPOLAR OCTAL D-TYPE FLIP-FLOP

WITH ENABLE,

BASED ON TYPE 54LS377

ESCC Detail Specification No. 9203/035

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 26

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

BIPOLAR OCTAL D-TYPE FLIP-FLOP

WITH ENABLE,

BASED ON TYPE 54LS377

ESA/SCC Detail Specification No. 9203/035

space components coordination group

		Appr	oved by
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 2	July 1992	Tommens	I tub
Revision 'A'	September 1994	Tomoments	1. leito
		•	



DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
		This issue supersede	sedes Issue 1 and incorporates all modifications agreed on the	
		basis of the following		
		Cover page		None
		DCN		None
		Table 1(a)	: Lead Material and/or Finish amended for existing Variants	22881
			: Variants 02, 11 and 12 added	22920/
			t.	22881
		Figure 2	: Renumbered to "2(b)" and Imperial dimensions deleted	22881
		Figure 2(a)	: New figure added	22920
Ē		Figure 2(b)	: Reference to Note 8 amended to "Note 10"	23519
		Figure 2(c)		22881
		Notes to Figures	: Title of the notes amended	22881
			: Note 1, last sentence added	22881
			: Old Notes 2 and 3 renumbered 3 and 4 respectively,	22881/
			new Note 2 added	22920
			: Old Notes 4 to 7 renumbered 6 to 9 respectively, new Note 5 added	22881
			: Old Note 8 renumbered 10	22881
			: New Note 8, 'or terminals' added	22881
			: New Note 9, rewritten	22881
			: Notes 11 and 12 added	22881
		Figure 3(a)	Figure for chip carrier package added	22881
		rigule J(a)	: Subtitles added above both drawings	
		Figure 3(b)	: Note amended	22881
				23519
		Para. 4.2.2	PIND deviation deleted, "None" addedDeviation deleted, "None" added	21048
		Para. 4.2.4	Deviation deleted, None added	22919
			: Deviation deleted, "None" added	22919
		Para. 4.3.2	: Paragraph rewritten	23460/
				22920
		Para. 4.4.2	: Paragraph rewritten	23460/
				22920
		Para. 4.5.2	: Paragraph rewritten	23460/
				22920
		Para. 4.5.3	: Paragraph standardised	23519
·		Para. 4.6.3	: "and functional test sequence" deleted	23519
		Para. 4.7.1	: "T _{amb} " added before " + 22 ± 3°C"	23519
		Paras. 4.7.2 & 4.7.3	: In title and paragraph, "burn-in" amended to read "power burn-in"	23519
		Figure 4(h)	: t _{PHL} changed to t _{PLH} (twice)	None
		Table 5	: No. 4, "GEN1" and "GEN2" added	23416
		Figure 5	: Drawing amended to include "GEN1" and "GEN2"	23416
		Para. 4.8	: Title amended	23519



Rev. 'A'

ISSUE 2

PAGE 2A

DOCUMENTATION CHANGE NOTICE

Rev.	Rev.	Reference	CHANGE	Approved
Letter	Date		Item	DCR No.
Ά'	Sept. '94	P6. Table 1(b) : N : N : N : N : N : N : N : N : N : N	Page added lo. 2, in Remarks, Note no. amended to "1" lo. 6, existing temperature specified for DIL/FP and Note no. amended to "3" , New temperature and Note reference added for CCP lote 1 renumbered ad "2" lote 2 renumbered as "3" and text amended lote 3 renumbered as "1" lew Note 4 added brawing and Table corrected brawing and Table amended weights amended o first sentence, "Type 3 or 4" deleted bromponent marking amended	None 23573 23573 23573 23573 23573 23573 23573 23634 23634 23634 23634 23634

		ESA/SCC Detail Specification No. 9203/035		PAGE ISSUE	3 2
		TABLE OF CONTENTS		п	000
1.	GENERAL			<u>F</u>	age 5
1.1	Scope				5
1.2	Component Type Varia	nts			5
1.3	Maximum Ratings				5
1.4	Parameter Derating Info	ormation			5
1.5	Physical Dimensions				5
1.6	Pin Assignment				5
1.7	Truth Table				5
1.8 1.9	Circuit Schematic				5
	Functional Diagram				5
2.	APPLICABLE DOCUM	IENTS			13
3.	TERMS, DEFINITIONS	S, ABBREVIATIONS, SYMBOLS AND U	NITS		13
4.	REQUIREMENTS				13
4.1	General				13
4.2	Deviations from Generic	c Specification			13
4.2.1	Deviations from Special				13
4.2.2	Deviations from Final P				13
4.2.3	Deviations from Burn-in				13
4.2.4	Deviations from Qualific				13
4.2.5	Deviations from Lot Acc	•			13
4.3	Mechanical Requirement	nts			14
4.3.1	Dimension Check				14
4.3.2	Weight				14
4.4	Materials and Finishes				14
4.4.1	Case				14
4.4.2	Lead Material and Finis	n			14
4.5 4.5.1	Marking General				14 14
4.5.1	Lead Identification				14
4.5.3	The SCC Component N	lumber			14
4.5.4	Traceability Information				15
4.6	Electrical Measurement				15
4.6.1		s at Room Temperature			15
4.6.2		s at High and Low Temperatures			15
4.6.3	Circuits for Electrical M	2 1			15
4.7	Burn-in Tests				15
4.7.1	Parameter Drift Values				15
4.7.2	Conditions for Power B	urn-in			15
4.7.3	Electrical Circuits for Po				15
4.8	Environmental and End				24
4.8.1		s on Completion of Environmental Tests	-		24
4.8.2		s at Intermediate Points during Endurance	elests		24
4.8.3		s on Completion of Endurance Tests			24
4.8.4	Conditions for Operating				24
4.8.5	Electrical Circuits for O	• •			24
4.8.6	Conditions for High Ter	nperature Storage Test			24

Bee	ESA/SCC Detail Specification No. 9203/035		PAGE ISSUE	4 2
------------	----------------------------------------------	--	---------------	--------

TABLES

<u>Page</u>

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, D.C. Parameters	16
	Electrical Measurements at Room Temperature, A.C. Parameters	17
3	Electrical Measurements at High and Low Temperatures	18
4	Parameter Drift Values	22
5	Conditions for Power Burn-in and Operating Life Test	22
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Tests	25

FIGURES

1	Not applicable	N/A
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	11
3(c)	Circuit Schematic	12
3(d)	Functional Diagram	12
4	Circuits for Electrical Measurements	19
5	Electrical Circuit for Power Burn-in and Operating Life Test	23

APPENDICES (Applicable to specific Manufacturers only)

'A' Agreed Deviations for Texas Instruments (F)

26



1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, low power bipolar Schottky Octal D-Type Flip-Flop with Enable, based on Type 54LS377. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).



TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
02	FLAT	2(a)	G4
05	DIL	2(b)	D7
06	DIL	2(b)	G4
11	CCP	2(c)	7
12	CCP	2(c)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{CC}	-0.5 to 7.0	V	-
2	Input Voltage	V _{IN}	-0.5 to 7.0	V	Note 1
3	Device Dissipation	PD	154	mWdc	Note 2
4	Operating Temperature Range	T _{op}	-55 to + 125	°C	-
5	Storage Temperature Range	T _{stg}	- 65 to + 150	°C	-
6	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 3 Note 4


NOTES

- 1. Input current limited to -18mA.
- 2. Must withstand added P_D due to short circuit conditions (i.e. I_{OS}) at one output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

ESA/SCC Detail Spec	Rev. A	PAGE ISSUE	7 2
---------------------	--------	---------------	--------

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE



SYMBOL	MILLIMETRES		NOTER	
STMBUL	MIN	MAX	NOTES	
А	1.14	2.34		
b	0.38	0.56	8	
С	0.08	0.23	8	
D	-	12.95	4	
E	6.60	7.65		
E1	8.15	TYPICAL	4	
е	1.27	TYPICAL	5, 9	
L	6.35	9.40	8	
L1	18.90	25.90		
Q	0.25	1.02	2	
S	0.13	1.14	7	





FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE




SYMBOL	MILLIM	ETRES	NOTES
STWBOL	MIN	MAX	NOTES
A	-	5.08	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	23.62	24.76	4
E	6.22	7.62	4
E1	7.37	8.13	
е	2.54 T	(PICAL	6, 9
F	1.27 T	PICAL	
Н	0.76	-	
L	3.30	5.08	8
Q	0.51	-	3
S	0.38	1.27	7
a	0°	15°	10



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



SYMBOL	MILLIM	ETRES	NOTES
STWIDUL	MIN.	MAX.	NOTES
A	8.687	9.093	-
В	7.798	9.093	-
С	0.250	0.510	11
D	0.889	1.143	12
E	1.140	1.400	8
F	0.559	0.712	8
G	1.27 TY	5, 9	
Н	1.630	2.540	-

NOTES: See Page 10.



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(c)

- 1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(c).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ± 0.13mm of its true longitudinal position relative to Pins 1 and 20.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25mm of its true longitudinal position relative to Pins 1 and 20.
- 7. Applies to all four corners.
- 8. All leads or terminals.
- 18 spaces for flat and dual-in-line packages.
 16 spaces for chip carrier packages.
- 10. Lead centre when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.






FIGURE 3(b) - TRUTH TABLE (EACH FLIP-FLOP)

	INPUTS		OUTPUT
G	CLOCK	DATA	Q
Н	x	Х	Q0
L	1	Н	н
L	1	L	L
X	L	Х	Q0

<u>NOTES</u>

1. Logic Level Definitions: L=Low Level (Steady State), H=High Level (Steady State), X=Don't Care, Q0 = level of Q before the indicated steady state input condition, ↑ = transition from low to high level.






NOTES

1. All resistive values are nominal

FIGURE 3(d) - FUNCTIONAL DIAGRAM





2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviation is used:-

- V_{IC} Input Clamp Voltage.
- I_{CC} Supply Current.
- V_{CC} Supply Voltage.

4. **REQUIREMENTS**

4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 Deviations from Special In-process Controls None.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.

4.2.3 Deviations from Burn-in Tests (Chart III)

- (a) Para. 7.1.1(a), High Temperature Reverse Bias tests and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 9.9.2, Electrical Measurements at High and Low Temperatures: Only a test result summary, based on go-no-go tests and presented in histogram form is required.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.
- 4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.



Rev. 'A'

PAGE 14

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.9 grammes for the flat package, 3.2 grammes for the dual-in-line package and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type I'4' or Type I'7' finish in accordance with the requirements of ESA/SCC Basic Specification No. ∎23500. For chip carrier packages, the finish shall be either Type '4' or Type I'7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 <u>General</u>

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920303501B</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	



4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ± 3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125 and -55 °C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

4.7.3 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

No	No. CHARACTERISTICS S		TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	МАХ	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 11	Input Current High Level 1	l _{iH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-3-4-7-8-11-13-14- 17-18)	-	20	μΑ
12 to 21	Input Current High Level 2 (Max. Input Voltage)	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 1-3-4-7-8-11-13-14- 17-18)	-	100	μΑ
22 to 31	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{CC} = 4.5V, I _{IN} = - 18mA Note 2 (Pins 1-3-4-7-8-11-13-14- 17-18)	-	- 1.5	V
32 to 41	Input Current Low Level	l _{IL}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 1-3-4-7-8-11-13-14- 17-18)	-	- 400	μΑ
42 to 49	Output Voltage Low Level	V _{OL}	3007	4(d)	V _{CC} = 4.5V, V _{IL} = 0.7V V _{IH} = 2.0V, I _{OL} = 4.0mA (Pins 2-5-6-9-12-15-16-19)	-	0.4	V
50 to 57	Output Voltage High Level	V _{OH}	3006	4(e)	$V_{CC} = 4.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, I_{OH} = -400\mu A$ (Pins 2-5-6-9-12-15-16-19)	2.5	-	V
58 to 65	Output Current Short Circuit	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 2-5-6-9-12-15-16-19)	- 15	- 100	mA
66	Supply Current Outputs High	lcc	3005	4(g)	V _{CC} = 5.5V Note 4 (Pin 20)	-	28	mA

NOTES: See Page 17.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

No.	CHARACTERISTICS	CTERISTICS SYMBOL MIL STD FIG (PINS UNDER TEST)		LIMITS		UNIT		
110.		OTMBOL	MIL-STD 883	FIG.	(NOTE 5)	MIN	MAX	UNIT
67 to 74	Propagation Delay, High to Low Level Clock to any Q	t _{PHL}	3003	4(h)	$V_{CC} = 5.0V$ $R_{L} = 2.0k\Omega$ $C_{L} = 15pF$ Note 5 (Pins 2-5-6-9-12-15-16-19)	-	27	ns
75 to 82	Propagation Delay, Low to High Level Clock to any Q	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_{L} = 2.0k\Omega$ $C_{L} = 15pF$ Note 5 (Pins 2-5-6-9-12-15-16-19)	-	27	ns

NOTES

- 1. Go-no-go test with $V_{IL} = 0.3V$; $V_{IH} = 3.0V$; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than one output should be shorted at a time, and only for 1 second maximum. I_{OS} measurement may be performed with V_{OUT} = 2.25V instead of 0V. In this case, the limits are divided by 2.
- 4. I_{CC} is measured with all outputs open and 4.5V applied to all data and clear inputs. I_{CC} is measured after a momentary ground, then 4.5V is applied to the clock.
- 5. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES,+ 125(+0-5) °C AND - 55(+5-0) °C

No.	No. CHARACTERISTICS SYMBOL METHOD TEST		TEST CONDITIONS	LIM	ITS	UNIT		
	CHANAGTERIS 1103	STMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	МАХ	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	
2 to 11	Input Current High Level 1	l _{iH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-3-4-7-8-11-13-14- 17-18)	-	20	μΑ
12 to 21	Input Current High Level 2 (Max. Input Voltage)	I _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 1-3-4-7-8-11-13-14- 17-18)	-	100	μА
22 to 31	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{CC} = 4.5V, I _{IN} = - 18mA Note 2 (Pins 1-3-4-7-8-11-13-14- 17-18)	-	- 1.5	V
32 to 41	Input Current Low Level	l _{IL}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 1-3-4-7-8-11-13-14- 17-18)	-	- 400	μА
42 to 49	Output Voltage Low Level	V _{OL}	3007	4(d)	V _{CC} = 4.5V, V _{IL} = 0.7V V _{IH} = 2.0V, I _{OL} = 4.0mA (Pins 2-5-6-9-12-15-16-19)	-	0.4	V
50 to 57	Output Voltage High Level	V _{OH}	3006	4(e)	$V_{CC} = 4.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, I_{OH} = -400\mu A$ (Pins 2-5-6-9-12-15-16-19)	2.5	-	V
58 to 65	Output Current Short Circuit	l _{OS}	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 2-5-6-9-12-15-16-19)	- 15	- 100	mA
66	Supply Current Outputs High	lcc	3005	4(g)	V _{CC} = 5.5V Note 4 (Pin 20)	-	28	mA

NOTES: See Page 17.





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

FIGURE 4(b) - INPUT CLAMP VOLTAGE




NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.


FIGURE 4(c) - LOW LEVEL INPUT CURRENT



NOTES

1. Each input to be tested separately.

FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE



NOTES 1. Test per Truth Table.





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT



NOTES

1. Test per Truth Table.

NOTES


- 1. No more than one output should be shorted at a time.
- 2. V_{IN} Clock: Apply one pulse 2.5 to 5.0V

prior to measurements.

V_{IN} Enable = 0V

V_{IN} Data = 4.5V

FIGURE 4(g) - SUPPLY CURRENT




NOTES

1. See Note 4 on Page 17.

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - DYNAMIC TEST AND SWITCHING WAVEFORMS



NOTES

- 1. All diodes are 1N916 or 1N3064.
- 2. C_L = 15pF including scope probe, wiring and stray capacitance without package in test fixture.
- 3. $R_L = 2.0 k\Omega \pm 5.0\%$.
- 4. All input pulses are supplied from a generator having the following characteristics: $V_{GEN} = 3.0 \pm 0.2V$, $t_r < 6.0$ ns, $t_f < 15$ ns, $t_p = 40$ ns, PRR = 1.0MHz, $Z_{out} = 50\Omega$.



PAGE 22

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2 to 11	Input Current High Level 1	l _{IH1}	As per Table 2	As per Table 2	±20 or (1) ±0.5	% μΑ
32 to 41	Input Current Low Level	Ι _{ΙĽ}	As per Table 2	As per Table 2	±18	μΑ
42 to 49	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	mV
50 to 57	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	±240	mV

NOTES

1. Whichever is greater, referred to the initial value.

TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 – 5)	°C
2	Power Supply Voltage	V _{CC}	+ 5(+ 0.5 – 0)	V
3	Pulse Voltage	V _{GEN}	0.5 max. to 3.0 min.	V
4	Frequency	f _{GEN1} f _{GEN2}	100 50 (See Note 1)	Hz
5	Fan-out	-	10	-
6	Rise Time	t _r	50 max.	μs
7	Fall Time	t _f	50 max.	μs
8	Duty Cycle	-	20 min.	%

NOTES

1. Tolerance $\pm 10\%$.





FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



 $\frac{\text{NOTES}}{1. R = 1.2k\Omega}.$



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ± 3 °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3 \text{ °C}$.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5.

4.8.6 <u>Conditions for High Temperature Storage Test</u>

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be T_{amb} = +150(+0-5) °C.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

No	No. CHARACTERISTICS		SPEC. AND/OR	TEST	CHAN	UNIT	
110.		SYMBOL	TEST METHOD	CONDITIONS	(Δ)	ABSOLUTE	UNIT
2 to 11	Input Current High Level 1	liHı	As per Table 2	As per Table 2	±1.0	-	μA
12 to 21	Input Current High Level 2	l _{IH2}	As per Table 2	As per Table 2	-	100	μA
32 to 41	Input Current Low Level	t _{IL}	As per Table 2	As per Table 2	<u>+</u> 12	-	μΑ
42 to 49	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	±60		mV
50 to 57	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	±240	-	mV
66	Supply Current Outputs High	lcc	As per Table 2	As per Table 2	±20	-	%

9



ESA/SCC Detail Specification

No. 9203/035

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TIF 50.42-3002.
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TIF 50.42-3002.