

Page 1 of 25

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS ANALOGUE MULTIPLEXER/DEMULTIPLEXER (SINGLE 8-CHANNEL)

BASED ON TYPE 4051B

ESCC Detail Specification No. 9202/047

Issue 6 August 2020



Document Custodian: European Space Agency - see https://escies.org



PAGE 2

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2020. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



PAGE 3

DOCUMENTATION CHANGE NOTICE

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
1185, 1200, 1258	Specification upissued to incorporate changes per DCR.



PAGE 4

TABLE OF CONTENTS

1	GENERAL	5
1.1	SCOPE	5
1.2	APPLICABLE DOCUMENTS	5
1.3	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	5
1.4	THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS	5
1.4.1	The ESCC Component Number	5
1.4.2	Component Type Variants	5
1.5	MAXIMUM RATINGS	6
1.6	HANDLING PRECAUTIONS	6
1.7	PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION	7
1.7.1	Flat Package (FP) - 16 Pin	7
1.7.2	Dual-in-line Package (DIP) - 16 Pin	8
1.7.3	Notes to Physical Dimensions and Terminal Identification for Packaged Components	9
1.7.4	Die (Variant 12)	10
1.8	FUNCTIONAL DIAGRAM	11
1.9	PIN/PAD ASSIGNMENT	11
1.10	TRUTH TABLE	12
1.11	INPUT PROTECTION NETWORK	12
2	REQUIREMENTS	12
2.1	GENERAL	12
2.1.1	Deviations from the Generic Specification	13
2.2	MARKING	13
2.3	ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES	13
2.3.1	Room Temperature Electrical Measurements	13
2.3.2	High and Low Temperatures Electrical Measurements	16
2.3.3	Notes to Electrical Measurement Tables	18
2.4	PARAMETER DRIFT VALUES	22
2.5	INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS	22
2.6	HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS	23
2.6.1	N-Channel HTRB	23
2.6.2	P-Channel HTRB	24
2.7	POWER BURN-IN CONDITIONS	24
2.8	OPERATING LIFE CONDITIONS	24
APPENDI	X 'A'	25



PAGE 5

No. 9202/047

ISSUE 6

1 <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

1.2 <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics

1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows:

Example: 920204701

- Detail Specification Reference: 9202047
- Component Type Variant Number: 01 (as required)

1.4.2 <u>Component Type Variants</u>

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Terminal Material and Finish	Weight max g
01	4051B	FP	G2	0.7
02	4051B	FP	G4	0.7
08	4051B	DIP	G2	2.2
09	4051B	DIP	G4	2.2
12	4051B	Die	N/A	N/A

The terminal material and finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.



ISSUE 6

PAGE 6

1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	Vdd	-0.5 to 18	V	Note 1
Supply Voltage Range	Vdd-Vee	-0.5 to 18	V	Note 2
Control Input Voltage	Vin	-0.5 to V _{DD} +0.5	V	Note 1 Power on
Channel Input/Output Voltage	V _{IN}	$V_{\text{EE}}\text{-}0.5$ to $V_{\text{DD}}\text{+}0.5$	V	Note 1, 3
Control Input Current	lin	±10	mA	-
Device Power Dissipation (Continuous)	PD	200	mW	-
Power Dissipation per Single Output	P _{DSO}	100	mW	-
Operating Temperature Range	T _{op}	-55 to +125	°C	T_{amb}
Storage Temperature Range	T _{stg}	-65 to +150	°C	-
Soldering Temperature	T _{sol}	+265	°C	Note 4

NOTES:

- 1. Device is functional for $3V \le V_{DD} \le 15V$ with reference to V_{SS} .
- 2. Device is functional for $3V \le V_{DD}-V_{EE} \le 15V$.
- 3. To avoid draining V_{DD} supply current into the ON Channel when current flows from CHn to COM the voltage drop across the ON Channel shall not exceed 0.4V.
- 4. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.

1.6 HANDLING PRECAUTIONS


These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.


These components are categorised as Class 1 per ESCC Basic Specification No. 23800 with a minimum Critical Path Failure Voltage of 400 Volts.



ISSUE 6

- 1.7 <u>PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION</u> Consolidated Notes for Packaged Components are given in Para. 1.7.3.
- 1.7.1 Flat Package (FP) 16 Pin (Variants 01, 02)





Querra ha a la	Dimensi	Nistaa	
Symbols	Min	Max	Notes
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.1	0.15	5
E	8.76	9.01	
F	1.27	BSC	3, 6
G	0.38	0.48	5
Н	6	-	5
L	18.75	22	
М	0.33	0.43	
N	4.32 TY	PICAL	




PAGE 8

No. 9202/047

ISSUE 6

1.7.2 Dual-in-line Package (DIP) - 16 Pin (Variants 08, 09)



Cumpholo	Dimensi	ons mm	Natao
Symbols	Min	Max	Notes
A	2.1	2.71	
a1	3	3.7	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.4	0.5	5
b1	1.14	1.5	5
с	0.2	0.3	5
D	20.06	20.58	
E	7.36	7.87	
е	2.54	BSC	4, 6
e1	17.65	17.9	
e2	7.62	8.12	
F	7.29	7.7	
I	-	3.83	



ISSUE 6

PAGE 9


Symbols	Dimensi	ons mm	Notoo
Symbols	Min	Max	Notes
К	10.9	12.1	

1.7.3 <u>Notes to Physical Dimensions and Terminal Identification for Packaged Components</u>

- 1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown.
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 5. All terminals.
- 6. 14 spaces.
- 9. For all pins, either pin shape may be supplied.




1.7.4 <u>Die (Variant 12)</u>



NOTES:

- 1. Die materials and dimensions:
 - Die substrate: Silicon
 - Die length and width: 1.8mm × 2.16mm
 - Die thickness: 525 ±25µm
 - Passivation: P. Vapox: 800nm ±160nm
 - Top metallisation: AI (99%)/Si (1%) with thickness: 1.1 ±0.1µm
 - Backside metallisation: N/A (i.e. bare silicon)
 - Bond pad dimensions: 90µm × 90µm (typ.)
- 2. Terminal identification and die orientation are indicated by the die mask (including the die reference, i.e. C4515 P51B –800A) and pad numbers as shown; see Para. 1.9.
- 3. Bias details: backside contact = V_{DD}
- 4. Die packaging orientation: The die corner highlighted with the red triangle is positioned in the waffle pack as follows:






ISSUE 6

1.8 <u>FUNCTIONAL DIAGRAM</u>

Pin/Pad numbers relate to FP, DIP packages and Die.



NOTES:

The package lid for all packages is not connected to any terminal.

1.9 <u>PIN/PAD ASSIGNMENT</u>

Pin/Pad	Function	Pin/Pad	Function
1	CH4 Input/Output (Channel)	9	C Input (Select)
2	CH6 Input/Output (Channel)	10	B Input (Select)
3	COM Output/Input (Common)	11	A Input (Select)
4	CH7 Input/Output (Channel)	12	CH3 Input/Output (Channel)
5	CH5 Input/Output (Channel)	13	CH0 Input/Output (Channel)
6	INH Input (Inhibit)	14	CH1 Input/Output (Channel)
7	V _{EE} (Analogue Negative Supply)	15	CH2 Input/Output (Channel)
8	V _{SS} (Digital Negative Supply)	16	Vdd




1.10 <u>TRUTH TABLE</u>

1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.

(CONTRO	L INPUTS	\$	
INH		SELECT		ON CHANNEL
	C B	В	А	
L	L	L	L	0 (CH0 to COM, COM to CH0)
L	L	L	Н	1 (CH1 to COM, COM to CH1)
L	L	Н	L	2 (CH2 to COM, COM to CH2)
L	L	Н	Н	3 (CH3 to COM, COM to CH3)
L	Н	L	L	4 (CH4 to COM, COM to CH4)
L	Н	L	Н	5 (CH5 to COM, COM to CH5)
L	Н	Н	L	6 (CH6 to COM, COM to CH6)
L	Н	Н	Н	7 (CH7 to COM, COM to CH7)
Н	Х	Х	Х	NONE (High Impedance)

1.11 <u>INPUT PROTECTION NETWORK</u> (CONTROL INPUTS)



2 <u>REQUIREMENTS</u>

2.1 <u>GENERAL</u>

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.



2.1.1 <u>Deviations from the Generic Specification</u> None.

2.2 <u>MARKING</u>

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component or its primary package shall be:

- (a) Terminal identification (see Para. 1.7).
- (b) The ESCC qualified components symbol (for ESCC qualified components only).
- (c) The ESCC Component Number (see Para 1.4.1).
- (d) Traceability information.
- 2.3 <u>ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES</u> Electrical measurements shall be performed at room, high and low temperatures. Consolidated Notes are given in Para. 2.3.3.

2.3.1 <u>Room Temperature Electrical Measurements</u> The measurements shall be performed at $T_{amb} = +22 \pm 3^{\circ}C$.

Characteristics	Symbols	MIL-STD-883	Test Conditions	Limits		Units
		Test Method	Note 1	Min	Max	
Functional Test 1	-	3014	Verify Truth Table $V_{IL} = 0V, V_{IH} = 3V$ $V_{DD} = 3V, V_{SS} = V_{EE} = 0V$ Note 2	-	-	-
Functional Test 2	-	3014	Verify Truth Table $V_{IL} = 0V, V_{IH} = 15V$ $V_{DD} = 15V,$ $V_{SS} = V_{EE} = 0V$ Note 2	-	-	-
Quiescent Current	I _{DD}	3005	$V_{IL} = 0V, V_{IH} = 15V$ $V_{DD} = 15V,$ $V_{SS} = V_{EE} = 0V$ Note 3	-	500	nA
Low Level Input Current, Control Inputs	lι∟	3009	V_{IN} (Under Test) = 0V V_{DD} = 15V, V_{SS} = V_{EE} = 0V	-	-50	nA
High Level Input Current, Control Inputs	Iн	3010	V_{IN} (Under Test) = 15V V_{DD} = 15V, V_{SS} = V_{EE} = 0V	-	50	nA
Channel OFF Leakage Current 1, Any Channel CHn	IOFF1	-	Channel Under Test V_{IN} (CH) = 15V V_{IN} (COM) = 0V All other Channels Open V_{DD} = 15V, V_{SS} = V_{EE} = 0V	-	-100	nA



ISSUE 6

Characteristics	Symbols	MIL-STD-883	Test Conditions	Limits		Units
		Test Method	Note 1	Min	Max	
Channel OFF Leakage Current 2, Any Channel CHn	IOFF2	-	Channel Under Test V_{IN} (CH) = 0V V_{IN} (COM) = 15V All other Channels Open V_{DD} = 15V, V_{SS} = V_{EE} = 0V	-	100	nA
Channel OFF Leakage Current 3, All Channels Tested Together	IOFF3	-	V_{IN} (CH) = 0V V_{IN} (COM) = 15V V_{DD} = 15V, V_{SS} = V _{EE} = 0V	-	100	nA
Channel OFF Leakage Current 4, All Channels Tested Together	IOFF4	-	V_{IN} (CH) = 15V V_{IN} (COM) = 0V V_{DD} = 15V, V_{SS} = V_{EE} = 0V	-	-100	nA
Channel ON Resistance 1	Ron1	-	$\label{eq:VIL} \begin{array}{l} V_{IL} = 0V, \ V_{IH} = 5V \\ R_{L} = 10k\Omega \ V_{DD} = 5V, \\ V_{SS} = V_{EE} = 0V \\ Note \ 4 \end{array}$	-	1050	Ω
Channel ON Resistance 2	Ron2	-	$V_{IL} = 0V, V_{IH} = 15V$ $R_L = 10k\Omega$ $V_{DD} = 15V,$ $V_{SS} = V_{EE} = 0V$ Note 4	-	280	Ω
Low Level Input Voltage 1 (Noise Immunity) (Functional Test)	VIL1	-	Verify Truth Table $V_{DD} = 5V, V_{SS} = V_{EE} = 0V$ Note 5	-	1.5	V
Low Level Input Voltage 2 (Noise Immunity) (Functional Test)	V _{IL2}	-	Verify Truth Table $V_{DD} = 15V$, $V_{SS} = V_{EE} = 0V$ Note 5	-	4	V
High Level Input Voltage 1 (Noise Immunity) Functional Test	VIH1	-	Verify Truth Table $V_{DD} = 5V, V_{SS} = V_{EE} = 0V$ Note 5	3.5	-	V
High Level Input Voltage 2 (Noise Immunity) Functional Test	Vih2	-	Verify Truth Table $V_{DD} = 15V$, $V_{SS} = V_{EE} = 0V$ Note 5	11	-	V
Threshold Voltage N-Channel	Vthn	-	INH Input and V_{EE} at Ground All Other Inputs: $V_{IN} = 5V$ $V_{DD} = 5V$, $I_{SS} = -10\mu A$	-0.7	-3	V



ISSUE 6

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Threshold Voltage P-Channel	Vthp	-	INH Input at Ground All Other Inputs: $V_{IN} = -5V$ $V_{SS} = V_{EE} = -5V$, $I_{DD} = 3.5\mu A$	0.7	3	V
Input Clamp Voltage 1, to Vss Control Inputs	V _{IC1}	-	I _{IN} (Under Test) = -100µA V _{DD} = Open, V _{SS} = 0V All Other Pins Open	-	-2	V
Input Clamp Voltage 2, to V _{DD} Control Inputs	V _{IC2}	-	V_{IN} (Under Test) = 6V R = 30k Ω , V_{SS} = Open All Other Pins Open Note 6	3	-	V
Input Capacitance, Control Inputs	CIN	3012	V_{IN} (Not Under Test) = 0V $V_{DD} = V_{SS} = V_{EE} = 0V$ f = 100 kHz to 1 MHz Note 7	-	7.5	pF
Channel Capacitance, CHn	Ссн	3012	V_{IN} (Not Under Test) = 0V $V_{DD} = V_{SS} = V_{EE} = 0V$ f = 100 kHz to 1 MHz Note 7	-	7.5	pF
Channel Capacitance, COM	Ссом	3012	V_{IN} (Not Under Test) = 0V $V_{DD} = V_{SS} = V_{EE} = 0V$ f = 100 kHz to 1 MHz Note 7	-	7.5	pF
Propagation Delay Low to High, COM to CH0	t _{PLH}	3003		-	40	ns
Propagation Delay High to Low, COM to CH0	tрнг	3003		-	40	ns



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	1
Output Enable Time High Impedance to High Output 1, A to COM	t _{PZH1}	3003		-	670	ns
Output Disable Time High Output to High Impedance 1, A to COM	tphz1	3003		_	670	ns
Output Enable Time High Impedance to High Output 2, INH to COM	tpzH2	3003		-	400	ns
Output Disable Time High Output to High Impedance 2, INH to COM	tphz2	3003	$V_{IN}(INH) = Pulse$ Generator $V_{IN} (Remaining Inputs) =$ Truth Table $V_{IL} = 0V, V_{IH} = 5V,$ $V_{IN}(CH) = 5V,$ $R_L = 300\Omega$ $V_{DD} = 5V, V_{SS} = V_{EE} = 0V$ Note 8	-	400	ns

2.3.2 <u>High and Low Temperatures Electrical Measurements</u> The measurements shall be performed at $T_{amb} = +125 (+0.5)^{\circ}C$ and $T_{amb} = -55 (+5.0)^{\circ}C$.

Characteristics	Symbols	MIL-STD-883	Test Conditions	Limits		Units
		Test Method	Note 1	Min	Max	
Functional Test 1	-	3014	Verify Truth Table $V_{IL} = 0V, V_{IH} = 3V$ $V_{DD} = 3V, V_{SS} = V_{EE} = 0V$ Note 2	-	-	-
Functional Test 2	-	3014	Verify Truth Table $V_{IL} = 0V, V_{IH} = 15V$ $V_{DD} = 15V,$ $V_{SS} = V_{EE} = 0V$ Note 2	-	-	-



ISSUE 6

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Quiescent Current	IDD	3005	$V_{IL} = 0V, V_{IH} = 15V$ $V_{DD} = 15V,$ $V_{SS} = V_{EE} = 0V$ Note 3 $T_{amb} = +125^{\circ}C$ $T_{amb} = -55^{\circ}C$	-	15 0.5	μΑ
Low Level Input Current, Control Inputs	Iı⊾	3009	$V_{IN} (Under Test) = 0V$ $V_{DD} = 15V,$ $V_{SS} = V_{EE} = 0V$ $T_{amb} = +125^{\circ}C$ $T_{amb} = -55^{\circ}C$	-	-100 -50	nA
High Level Input Current, Control Inputs	Ін	3010	$V_{IN} (Under Test) = 15V$ $V_{DD} = 15V,$ $V_{SS} = V_{EE} = 0V$ $T_{amb} = +125^{\circ}C$ $T_{amb} = -55^{\circ}C$	-	100 50	nA
Channel OFF Leakage Current 1, Any Channel CHn	IOFF1	-	Channel Under Test V_{IN} (CH) = 15V V_{IN} (COM) = 0V All other Channels Open V_{DD} = 15V, V_{SS} = V_{EE} = 0V T_{amb} = +125°C T_{amb} = -55°C	-	-1 -0.1	μΑ
Channel OFF Leakage Current 2, Any Channel CHn	IOFF2	-	Channel Under Test V_{IN} (CH) = 0V V_{IN} (COM) = 15V All other Channels Open V_{DD} = 15V, V_{SS} = V_{EE} = 0V T_{amb} = +125°C T_{amb} = -55°C	-	1 0.1	μA
Channel OFF Leakage Current 3, All Channels Tested Together	loff3	-	$V_{IN} (CH) = 0V$ $V_{IN} (COM) = 15V$ $V_{DD} = 15V$, $V_{SS} = V_{EE} = 0V$ $T_{amb} = +125^{\circ}C$ $T_{amb} = -55^{\circ}C$	-	1 0.1	μΑ
Channel OFF Leakage Current 4, All Channels Tested Together	IOFF4	-	$V_{IN} (CH) = 15V V_{IN} (COM) = 0V V_{DD} = 15V, V_{SS} = V_{EE} = 0V T_{amb} = +125^{\circ}C T_{amb} = -55^{\circ}C$	-	-1 -0.1	μΑ
Channel ON Resistance 1	R _{ON1}	-	$\label{eq:VIL} \begin{split} V_{IL} &= 0V, V_{IH} = 5V \\ R_L &= 10k\Omega \\ V_{DD} &= 5V, V_{SS} = V_{EE} = 0V \\ Note \ 4 \\ T_{amb} &= +125^\circ C \\ T_{amb} &= -55^\circ C \end{split}$	-	1200 880	Ω



ISSUE 6

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Channel ON Resistance 2	R _{ON2}	-		-	400 220	Ω
Low Level Input Voltage 1 (Noise Immunity) (Functional Test)	VIL1	-	Verify Truth Table $V_{DD} = 5V$, $V_{SS} = V_{EE} = 0V$ Note 5	-	1.5	V
Low Level Input Voltage 2 (Noise Immunity) (Functional Test)	VIL2	-	Verify Truth Table $V_{DD} = 15V$, $V_{SS} = V_{EE} = 0V$ Note 5	-	4	V
High Level Input Voltage 1 (Noise Immunity) (Functional Test)	Vih1	-	Verify Truth Table $V_{DD} = 5V, V_{SS} = V_{EE} = 0V$ Note 5	3.5	-	V
High Level Input Voltage 2 (Noise Immunity) (Functional Test)	VIH2	-	Verify Truth Table $V_{DD} = 15V$, $V_{SS} = V_{EE} = 0V$ Note 5	11	-	V
Threshold Voltage N-Channel	V _{THN}	-	INH Input and V_{EE} at Ground All Other Inputs: $V_{IN} = 5V$ $V_{DD} = 5V$, $I_{SS} = -10\mu A$ $T_{amb} = +125^{\circ}C$ $T_{amb} = -55^{\circ}C$	-0.3 -0.7	-3.5 -3.5	V
Threshold Voltage P-Channel	VTHP	-	INH Input and V_{EE} at Ground All Other Inputs: $V_{IN} = -5V$ $V_{SS} = V_{EE} = -5V$, $I_{DD} = 3.5\mu A$ $T_{amb} = +125^{\circ}C$ $T_{amb} = -55^{\circ}C$	0.3 0.7	3.5 3.5	V

2.3.3 Notes to Electrical Measurement Tables

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic, inputs not under test shall be $V_{IN} = V_{SS}$ or V_{DD} and outputs not under test shall be open.
- 2. Functional tests shall be performed to verify Truth Table. The maximum time to output comparator strobe = 300µs.

ESCC Detail Specification



ISSUE 6

PAGE 19

3. Quiescent Current shall be tested using the following input conditions where 1 = V_{IH} and 0 = V_{IL}:


	1											
IDD		Input Conditions										
Test	INH	А	В	С	СОМ	CH0	CH1	CH3	CH4	CH5	CH6	CH7
(a)	0	0	0	0	1	1	1	1	1	1	1	1
(b)	0	1	1	0	1	1	1	1	1	1	1	1
(c)	0	0	0	0	1	1	1	1	1	1	1	1
(d)	0	1	1	0	0	0	0	0	0	0	0	0
(e)	0	0	0	1	1	1	1	1	1	1	1	1
(f)	0	1	1	1	0	0	0	0	0	0	0	0
(g)	0	0	0	1	0	0	0	0	0	0	0	0
(h)	0	1	1	1	0	0	0	0	0	0	0	0
(i)	1	0	0	0	1	1	1	1	1	1	1	1

- 4. Channel ON Resistance shall be tested for each channel in both directions using the following input conditions:
 - (a) $INH = V_{IL}$
 - (b) A, B, C = V_{IL} or V_{IH} per Truth Table to select channel under test
 - (c) I_{IN} (CHn or COM) = 100 μ A
 - (d) R_{ON1} shall be tested with V_{IN} (CHn or COM) = 1.5V, 1.9V, 2.3V, 2.7V, 3.3V, 3.7V, 4.1V

 R_{ON2} shall be tested with V_{IN} (CHn or COM) = 1.5V, 1.9V, 2.3V, 2.7V, 13.3V, 13.7V, 14.1V, 14.5V

Channel ON Resistance shall be recorded for Channel 4 (CH4 to COM, COM to CH4) at each specified V_{IN} . Other channels may be tested go-no-go.

- 5. Performed as a functional test to verify for all OFF channels $I_{OFF} < 2\mu A$ with V_{IN} (CH) = V_{DD} through 1k Ω , COM output load resistance $R_L = 1k\Omega \pm 5\%$.
- 6. Input Clamp Voltage 2 to V_{DD}, V_{IC2}, shall be tested on each input as follows:



7. Guaranteed but not tested.




8. For Packaged Components (Variants 01, 02, 08, 09), read and record measurements shall be performed on a sample of 32 components with 0 failures permitted.

For Die Components (Variant 12), read and record measurements shall be performed on a sample of 32 components or 100% of the Packaged Test Sublot, whichever is less, with 0 failures permitted.

The pulse generator shall have the following characteristics:

 $V_{GEN} = 0$ to V_{DD} ; $f_{GEN} = 500$ kHz; t_r and $t_f \le 15$ ns (10% to 90%); duty cycle = 50%; $Z_{out} = 50\Omega$. Output load capacitance $C_L = 50$ pF ±5% including scope probe, wiring and stray capacitance without component in the test fixture. Channel bias resistance R_L = as specified.

Propagation delay times shall be measured as follows:





PAGE 21

t, t_f _. V_{DD} 90% 50% COM V_{ss} 10% t_{PHL} ∢ t_{PLH} V_{OH} 50% $\rm V_{\rm OL}$ СН0 t, t, V_{DD} INH [·] 90% 90% 50% 50% Vss 10% t_{PZH2} 4 t_{PHZ2} V_{OH} +90% 50% - V_{ol} COM t, t, ---- V_{DD} 90% 90% 50% 50% V_{SS} 10% 10% А t_{PZH1} t_{PHZ1} ≻ V_{OH} - -90% 50% V_{OL} СОМ



PAGE 22

2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.3.1, Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols			Units	
		Drift	Abso	olute	
		Value Δ	Min	Max	
Quiescent Current	IDD	±75	-	500	nA
Channel ON Resistance 1, CH4 to COM, COM to CH4 Note 2	Ron1	±50	-	1050	Ω
Channel ON Resistance 2, CH4 to COM, COM to CH4 Note 2	Ron2	±15	-	280	Ω
Threshold Voltage N-Channel	Vthn	±0.3	-0.7	-3	V
Threshold Voltage P-Channel	V _{THP}	±0.3	0.7	3	V

NOTES:

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- 2. Channel ON Resistance shall be tested at each input voltage level specified in Para. 2.3.1, Room Temperature Electrical Measurements in both directions for CH4 to COM only.

2.5 INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS

Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3^{\circ}C$.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.3.1, Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic where specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Units		
		Drift	Absolute		
		Value Δ	Min	Max	
Functional Test 1	-	-	-	-	-
Quiescent Current	I _{DD}	±75	-	500	nA
Low Level Input Current, Control Inputs	lı∟	-	-	-50	nA
High Level Input Current, Control Inputs	I _{IH}	-	-	50	nA



ISSUE 6

Characteristics	Symbols		Units		
		Drift	Abso	olute	
		Value Δ	Min	Max	
Channel OFF Leakage Current 1, Any Channel CHn	IOFF1	-	-	-100	nA
Channel OFF Leakage Current 3, All Channels Tested Together	IOFF3	-	-	100	nA
Channel ON Resistance 1	Ron1	±50	-	1050	Ω
Channel ON Resistance 2	R _{ON2}	±15		280	Ω
Low Level Input Voltage 1, (Noise Immunity) (Functional Test)	V _{IL1}	-	-	1.5	V
High Level Input Voltage 1, (Noise Immunity) (Functional Test)	V _{IH1}	-	3.5	-	V
Threshold Voltage N-Channel	VTHN	±0.3	-0.7	-3	V
Threshold Voltage P-Channel	V _{THP}	±0.3	0.7	3	V

NOTES:

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- 2. The drift values (Δ) are applicable to the Operating Life test only.

2.6 <u>HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS</u>

2.6.1 <u>N-Channel HTRB</u>

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+125 (+0 -5)	°C
Output COM	Vout	Vss	V
Inputs CHn	Vin	V _{DD}	V
Inputs INH, A, B, C	Vin	V _{DD}	V
Positive Supply Voltage	V _{DD}	15 (+0 -0.5)	V
Digital Negative Supply Voltage	V _{SS}	0	V
Analogue Negative Supply Voltage	VEE	0	V
Duration	t	72	Hours

NOTES:

1. Input Protection Resistor = $2k\Omega$ min to $47k\Omega$ max.



ISSUE 6

2.6.2 P-Channel HTRB

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	Tamb	+125 (+0 -5)	°C
Output COM	Vout	Vss	V
Inputs CHn	V _{IN}	V _{SS}	V
Inputs INH, A, B, C	Vin	V _{DD}	V
Positive Supply Voltage	V _{DD}	15 (+0 -0.5)	V
Digital Negative Supply Voltage	V _{SS}	0	V
Analogue Negative Supply Voltage	V _{EE}	0	V
Duration	t	72	Hours

NOTES:

1. Input Protection Resistor = $2k\Omega$ min to $47k\Omega$ max.

2.7 POWER BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+125 (+0 -5)	°C
Output COM	Vout	Vss	V
Inputs CHn	VIN	Vdd	V
Input A	VIN	V _{GEN1}	V
Input B	V _{IN}	V _{GEN2}	V
Input C	V _{IN}	V _{GEN3}	V
Input INH	VIN	V _{GEN4}	V
Pulse Voltage	V _{GEN}	0V to V _{DD}	V
Pulse Frequency Square Wave	fgen1 fgen2 fgen3 fgen4	500k 250k 125k 62.5k 50% Duty Cycle	Hz
Positive Supply Voltage	Vdd	15 (+0 -0.5)	V
Digital Negative Supply Voltage	Vss	0	V
Analogue Negative Supply Voltage	Vee	0	V

NOTES:

1. Input Protection Resistor = Output Load = $2k\Omega$ min to $47k\Omega$ max.

2.8 OPERATING LIFE CONDITIONS

The conditions shall be as specified in Para. 2.7, Power Burn-in Conditions.



PAGE 25

ISSUE 6

APPENDIX 'A'

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 2.1.1 Deviations from the Generic Specification:	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
Deviations from Screening Tests - Chart F3	High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Power Burn-in test is performed using STMicroelectronics Specification Ref: 0019255.
	Solderability is not applicable unless specifically stipulated in the Purchase Order.
Para. 2.1.1 Deviations from the Generic Specification:	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
Deviations from Qualification and Periodic Tests - Chart F4	Operating Life: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 2.3.1 Room Temperature Electrical Measurements	All AC characteristics (Capacitance and Timings) may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes AC characteristic measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.
Para. 2.3.2 High and Low Temperatures Electrical Measurements	High and Low Temperatures Electrical Measurements may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes High and Low Temperatures Electrical Measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.