

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR DECADE COUNTER, BASED ON TYPE 54LS90

ESCC Detail Specification No. 9204/010

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 32

INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR DECADE COUNTER, BASED ON TYPE 54LS90

ESA/SCC Detail Specification No. 9204/010



space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 5	February 1994	Pomomens	T. dub



PAGE 2

ISSUE 5

DOCUMENTATION CHANGE NOTICE

	·			
Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
		This issue supersedor Revisions 'A', 'B' and Cover page DCN Table 1(a) Table 1(b) Figures 2(a), (b), (c) Figures 2(b), (c) Figures 2(d) Notes to Figures Figure 3(a) Para. 4.2.2 Para. 4.2.4 Para. 4.2.5 Para. 4.3.2 Para. 4.4.2 Para. 4.5.3 Para. 4.5.3 Para. 4.7.1		



PAGE 3

ISSUE 5

TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1 1.2	Scope Component Type Variants	5 5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
2.	APPLICABLE DOCUMENTS	16
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	16
4.	REQUIREMENTS	16
4.1	General	16
4.2	Deviations from Generic Specification	16
4.2.1	Deviations from Special In-process Controls	16
4.2.2	Deviations from Final Production Tests	16
4.2.3	Deviations from Burn-in Tests	16
4.2.4	Deviations from Qualification Tests	16
4.2.5	Deviations from Lot Acceptance Tests	16
4.3	Mechanical Requirements	17
4.3.1	Dimension Check	17
4.3.2	Weight	17
4.4	Materials and Finishes	17
4.4.1	Case	17
4.4.2	Lead Material and Finish	17 17
4.5 4.5.1	Marking General	17
4.5.1 4.5.2	Lead Identification	17
4.5.2	The SCC Component Number	18
4.5.3 4.5.4	Traceability Information	18
4.6	Electrical Measurements	18
4.6.1	Electrical Measurements at Room Temperature	18
4.6.2	Electrical Measurements at High and Low Temperatures	18
4.6.3	Circuits for Electrical Measurements	18
4.7	Burn-in Tests	18
4.7.1	Parameter Drift Values	18
4.7.2	Conditions for Power Burn-in	18
4.7.3	Electrical Circuits for Power Burn-in	18
4.8	Environmental and Endurance Tests	30
4.8.1	Electrical Measurements on Completion of Environmental Tests	30
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	30
4.8.3	Electrical Measurements on Completion of Endurance Tests	30
4.8.4	Conditions for Operating Life Tests	30
4.8.5	Electrical Circuits for Operating Life Tests	30
4.8.6	Conditions for High Temperature Storage Test	30



PAGE 4 ISSUE 5

TABLES		<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, D.C. Parameters	19
	Electrical Measurements at Room Temperature, A.C. Parameters	21
3	Electrical Measurements at High and Low Temperatures	22
4	Parameter Drift Values	28
5	Conditions for Power Burn-in and Operating Life Test	28
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate	31
	Points and on Completion of Endurance Tests	
FIGURE	<u>s</u>	
1	Not applicable	N/A
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Truth Table	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	15
4	Circuits for Electrical Measurements	24
5	Electrical Circuit for Power Burn-in and Operating Life Test	29
APPENI	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for Texas Instruments (F)	32



PAGE

ISSUE 5

5

1. **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, low power bipolar Schottky Decade Counter, based on Type 54LS90. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).



PAGE 6

ISSUE 5

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	D7
02	FLAT	2(a)	. G 4
05	DIL	2(b)	D7
06	DIL	2(b)	G4
07	DIL	2(c)	D7
08	DIL	2(c)	D3 or D4
11	CCP	2(d)	7
12	CCP	2(d)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{CC}	– 0.5 to 7.0	٧	-
2	Input Voltage	V _{IN}	- 0.5 to 7.0	٧	Note 1
3	Device Dissipation	P_{D}	82.5	mWdc	Note 2
4	Operating Temperature Range	Тор	– 55 to + 125	°C	-
5	Storage Temperature Range	T _{stg}	– 65 to + 150	°C	<u>-</u>
6	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 3 Note 4

NOTES

- 1. Input current limited to -18mA.
- 2. Must withstand added P_D due to short circuit conditions (i.e. l_{OS}) at one output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE

ISSUE 5

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
Α	1.27	2.03	
b	0.38	0.56	8
С	0.08	0.23	8
D	8.56	8.89	4
E	5.97	6.73	
E1	7.00 TY	PICAL	4
е	1.27 TY	PICAL	5, 9
L	6.86	8.00	8
L1 .	21.34	21.84	
Q	0.51	1.02	2
S	0.25	0.64	7




PAGE

ISSUE 5

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
Α	-	5.08	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	19.18	19.94	4
E	6.22	7.62	4
E1	7.37	8.13	
е	2.54 TY	PICAL	6, 9
F	1.27 TY	PICAL	
н	0.76	-	8
L ·	3.30	5.08	8
Q	0.51	-	3
S	1.78	2.54	7
α	0°	15°	10





PAGE 9

ISSUE 5

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - DUAL-IN-LINE PACKAGE





SYMBOL	MILLIMETRES		NOTES	
STIVIDOL	MIN.	MAX.	NOTES	
А	-	5.08	-	
b	0.36	0.58	8	
b1	0.76	1.78	8	
С	0.20	0.38	8	
D	16.26	19.96	-	
E	5.59	7.87	-	
E1	7.37	8.13	4	
е	2.54 TY	PICAL	6, 9	
L	3.18	5.08	-	
- Q	0.38	2.03	3	
s	0.25	1.35	7	
α	0°	15°	10	




PAGE 10

ISSUE 5

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



SYMBOL	MILLIM	NOTES	
31 WIBOL.	MIN.	MAX.	NOTES
Α	8.687	9.093	
В	7.798	9.093	-
С	0.250	0.510	11
Ð	0.889	1.143	12
E	1.140	1.400	8
F	0.559	0.712	8
G	1.27 TYPICAL		5, 9
Н	1.630	2.540	-



PAGE 11

ISSUE 5

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d)

- 1. Index area: a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(d).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ±0.13mm of its true longitudinal position relative to Pins 1 and 14.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pins 1 and 14.
- 7. Applies to all four corners.
- 8. All leads or terminals.
- 9. 12 spaces for flat and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centre when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




PAGE 12


ISSUE 5

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE AND FLAT PACKAGE



CHIP CARRIER PACKAGE



(TOP VIEW)

FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND **DUAL-IN-LINE PIN OUTS** CHIP CARRIER PIN OUTS

NOTES

1. All references throughout this specification relate to FLAT/DIL packages only.



PAGE 13

ISSUE 5

FIGURE 3(b) - TRUTH TABLE

BCD COUNT SEQUENCE (NOTE 2)

BI-QUINARY (5-2) (NOTE 3)

COUNT	OUTPUT			
COONT	Q_D	Q_{C}	Q_B	Q_A
0	L	L	L	L
1	L	L	L	Н
2	L	L	Н	L
3	L	L	Н	Н
4	L.	Н	L	L
5	L	Н	L	Н
6	L	Н	Н	L
7	L	Н	Н	Н
8	Н	L	L.	L
9	Н	L	L	Н

COLINT		OUTPUT						
COUNT	Q _A	Q_D	$Q_{\mathbb{C}}$	Q_{B}				
0	L	L	L	L				
1	L	L	L	Н				
2	L	L	H	L				
3	L	L	Н	Н				
4	L	Н	L	L				
5	Н	L.	L	L				
6	Н	L	L	Н				
7	Н	L	Н	L				
8	Н	L	H	Н				
9	H	Н	L	L				

RESET/COUNT

RESET INPUTS			OUTPUT					
R ₀₍₁₎	R ₀₍₂₎	R ₉₍₁₎	R ₉₍₂₎	Q_D	Q _C	Q_{B}	Q_{A}	
Н	H	L.	Χ	L.	L	L	L	
Н	Н	Χ	L	L	L	L	L	
Х	Χ	Н	Н	Н	L	L	Н	
Х	L	Χ	L		COL	TNL		
L	Χ	L	Χ		COL	JNT		
L	Χ	Χ	L	COUNT				
Х	L	L	Χ		COL	JNT		

NOTES

- 1. Logic Level Definitions: L = Low Level, H = High Level.
- 2. Output Q_{A} is connected to input B for BCD count.
- 3. Output Q_D is connected to input A for Bi-Quinary count.
- 4. X = either a logical 1 or a logical 0 may be present.




PAGE 14


ISSUE 5

FIGURE 3(c) - CIRCUIT SCHEMATIC

EQUIVALENT OF EACH RESET INPUT




EQUIVALENT OF EACH A AND B INPUTS



NOTES

147	<u> </u>			
1.	INPUT	NOM	NAL VA	LUES
		<u>R1</u>	<u>R2</u>	<u>R3</u>
	Α	$10k\Omega$	10k Ω	10k Ω
	В	6.7 k Ω	6.7 k Ω	$5.0 \mathrm{k}\Omega$

TYPICAL OF ALL OUTPUTS






PAGE 15

ISSUE 5

FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 16

ISSUE 5

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

V_{IC} = Input Clamp Voltage.

 V_{CC} = Supply Voltage.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

- (a) Para. 7.1.1(a), High Temperature Reverse Bias tests and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 9.9.2, Electrical Measurements at High and Low Temperatures: Only a test result summary, based on go-no-go tests and presented in histogram form is required.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.



PAGE 17

ISSUE 5

4.3 <u>MECHANICAL REQUIREMENTS</u>

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.7 grammes for the flat package, 2.2 grammes for the dual-in-line package and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type '3 or 4', Type '4' or Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be either Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 <u>Lead Identification</u>

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(d).



PAGE 18

ISSUE 5

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920401002B</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable	9)

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125 and -55 °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at T_{amb} = +22 ±3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

4.7.3 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



PAGE 19

ISSUE 5

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	LINUT
INO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 5	Input Current High Level into any Reset	l _{IH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 2-3-6-7)	•	20	μА
6	Input Current High Level into A	l _{iH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pin 14)	-	40	μА
7	Input Current High Level into B	Іінз	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pin 1)	ı	80	μА
8 to 11	Input Current High Level into any Reset (Max. Input Voltage)	I _{IH4}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 2-3-6-7)	•	100	μА
12	Input Current High Level into A (Max. Input Voltage)	І _{ІН5}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 5.5V (Pin 14)	-	200	μА
13	Input Current High Level into B (Max. Input Voltage)	Ін6	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 5.5V (Pin 1)	-	400	μА
14 to 19	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{CC} = 4.5V, I _{IN} = - 18mA Note 2 (Pins 1-2-3-6-7-14)	-	– 1.5	V
20 to 23	Input Current Low Level into Reset	· I _{IL1}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 2-3-6-7)	-	- 0.4	mA
24	Input Current Low Level into A	l _{IL2}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pin 14)	-	-2.4	mA
25	Input Current Low Level into B	l _{IL3}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pin 1)	-	- 3.2	mA



PAGE 20

ISSUE 5

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT
NO.	CHARACTERISTICS	STIMBUL	MIL-STD 883	, ,		MIN	MAX	ONIT
26 to 29	Output Voltage Low Level	V _{OL}	3007	4(d)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OL} = 4.0mA (Pins 8-9-11-12)		0.4	V
30 to 33	Output Voltage High Level	V _{OH}	3006	4(e)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OH} = -400 μ A (Pins 8-9-11-12)	2.5	i.	٧
34 to 37	Short Circuit Output Current	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 8-9-11-12)	- 15	- 100	mA
38	Supply Current	Icc	3005	4(g)	V _{CC} = 5.5V Note 4 (Pin 5)	-	15	mA

NOTES

- 1. Go-no-go test with $V_{IL} = 0.3V$; $V_{IH} = 3.0V$; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than one output should be shorted at a time, and only for 1 second maximum.
- 4. I_{CC} is measured with all outputs open, both reset inputs grounded following momentary connection to 4.5V, and all other inputs grounded.
- 5. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.



PAGE 21

ISSUE 5

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST)	LIM	ITS	UNIT
140.	ONAMACTEMISTICS	STWIDOL	MIL-STD 883	FIG.	(NOTE 5)	MIN	MAX	ONT
39	Propagation Delay, Low to High A to Q _A	t _{PLH}	3003	4(h)	V_{CC} = 5.0V R_L = 2.0kΩ C_L = 15pF	-	16	ns
40	Propagation Delay, High to Low A to Q _A	t _{PHL}			(Pin 12)	-	18	
41	Propagation Delay, Low to High A to Q _D	t _{PLH}	3003	4(h)	V_{CC} = 5.0V R_L = 2.0kΩ C_L = 15pF	-	48	ns
42	Propagation Delay, High to Low A to Q _D	t _{PHL}			(Pin 11)		50	
43	Propagation Delay, Low to High B to Q _B	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$	-	16	ns
44	Propagation Delay, High to Low B to Q _B	t _{PHL}			(Pin 9)	-	21	
45	Propagation Delay, Low to High B to Q _C	t _{PLH}	3003	4(h)	V_{CC} = 5.0V R _L = 2.0kΩ C _L = 15pF	-	32	ns
46	Propagation Delay, High to Low B to Q _C	t _{PHL}			(Pin 8)		35	:
47	Propagation Delay, Low to High B to Q _D	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$	-	32	ns
48	Propagation Delay, High to Low B to Q _D	t _{PHL}			(Pin 11)		35	:
49 to 52	Propagation Delay, High to Low Set to 0, to any Output	t _{PHL}	3003	4(h)	V_{CC} = 5.0V R_L = 2.0k Ω C_L = 15pF (Pins 8-9-11-12)	•	40	ns
53 to 54	Propagation Delay, Low to High Set to 9, to Q _A , Q _D	t _{РLН}	3003	4(h)	V_{CC} = 5.0V R_L = 2.0k Ω C_L = 15pF (Pins 11-12)	-	30	ns
55 to 56	Propagation Delay, High to Low Set to 9, to Q _B , Q _C	t _{PHL}	3003	4(h)	V_{CC} = 5.0V R_L = 2.0k Ω C_L = 15pF (Pins 8-9)	-	40	ns



PAGE 22

ISSUE 5

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND -55(+5-0) °C

No	CHADACTEDICTIOS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	1 15 117
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 5	Input Current High Level into any Reset	l _{IH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 2-3-6-7)	-	20	μА
6	Input Current High Level into A	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pin 14)	-	40	μА
7	Input Current High Level into B	I _{IН3}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pin 1)	-	80	μА
8 to 11	Input Current High Level into any Reset (Max. Input Voltage)	l _{IH4}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 2-3-6-7)	-	100	μА
12	Input Current High Level into A (Max. Input Voltage)	I _{IH5}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 5.5V (Pin 14)	-	200	μА
13	Input Current High Level into B (Max. Input Voltage)	l _{IH6}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 5.5V (Pin 1)	-	400	μА
14 to 19	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{CC} = 4.5V, I _{IN} = - 18mA Note 2 (Pins 1-2-3-6-7-14)	-	- 1.5	V
20 to 23	Input Current Low Level into Reset	I _{IL1}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 2-3-6-7)	•	- 0.4	mA
24	Input Current Low Level into A	l _{IL2}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pin 14)	-	- 2.4	mA
25	Input Current Low Level into B	lır3	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pin 1)		- 3.2	mA



PAGE 23

ISSUE 5

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND -55(+5-0) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT
No.	CHANACTERISTICS	STIVIDOL	MIL-STD 883	,		MIN	MAX	
26 to 29	Output Voltage Low Level	V _{OL}	3007	4(d)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OL} = 4.0mA (Pins 8-9-11-12)	-	0.4	V
30 to 33	Output Voltage High Level	V _{OH}	3006	4(e)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OH} = -400 μ A (Pins 8-9-11-12)	2.5	-	V
34 to 37	Short Circuit Output Current	los	3011	4 (f)	V _{CC} = 5.5V Note 3 (Pins 8-9-11-12)	- 15	- 100	mA
38	Supply Current	I _{CC}	3005	4(g)	V _{CC} = 5.5V Note 4 (Pin 5)	-	15	mA




PAGE 24

ISSUE 5

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

FIGURE 4(b) - INPUT CLAMP VOLTAGE



NOTES


1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.


FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE





1. Each input to be tested separately.



NOTES

1. Test per Truth Table.




PAGE 25


ISSUE 5

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT





NOTES

1. Test per Truth Table.

NOTES 1 For

1. For Q_A and Q_D measurements:

Inputs A and B = Open

'Reset to 0' = 0V


'Reset to 9' = 5.5V.

For Q_B and Q_C measurements:

'Reset to 9' and input A = 0V.

Apply to input B one or two pulses of 4.5V after a reset pulse of 4.5V has been applied to 'reset to 0'.

FIGURE 4(g) - SUPPLY CURRENT



NOTES


1. See Note 4 to Table 2.

PAGE 26

ISSUE 5

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - DYNAMIC TEST AND SWITCHING WAVEFORMS




PAGE 27

ISSUE 5

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - DYNAMIC TEST AND SWITCHING WAVEFORMS



NOTES

- 1. The input pulses are supplied from a generator having the following characteristics: $t_r < 15$ ns, $t_f < 5.0$ ns, PRR = 1.0MHz, $Z_{OUT} = 50\Omega$, duty cycle < 50%.
- 2. All diodes are 1N916 or 1N3064.
- 3. C_L = 15pF including scope probe, wiring and stray capacitance without package in test fixture.
- 4. Each reset input tested separately with other reset at 4.5V.
- 5. $R_L = 2.0k\Omega \pm 5\%$.



PAGE 28

ISSUE 5

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2 to 5	Input Current High Level 1	l _{IH1}	As per Table 2	As per Table 2	±20 or (1) ±0.5	% μA
20 to 23	Input Current Low Level	I _{IL1}	As per Table 2	As per Table 2	± 18	μΑ
26 to 29	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	±60	mV
30 to 33	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240	mV

NOTES

1. Whichever is greater, referred to the initial value.

TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 – 5)	°C
2	Power Supply Voltage	V _{CC}	5(+ 0.5 – 0)	V
3	Pulse Voltage	V_{GEN}	0.5 max. to 3.0 min.	٧
4	Frequency	f	100 (Note 1)	Hz
5	Fan-out	-	10	-
6	Rise Time	t _r	50 max.	μs
7	Fall Time	t _f	50 max.	μs
8	Duty Cycle	-	20 min.	%


NOTES

1. Tolerance ±10%.

PAGE 29

ISSUE 5

FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



 $\frac{\text{NOTES}}{1. R = 1.2k\Omega}$.



PAGE 30

ISSUE 5

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be T_{amb} = +150(+0-5) °C.



PAGE 31

ISSUE 5

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHAN	GE LIMITS	UNIT
140.	CHARACTERISTICS	STIVIBOL.	TEST METHOD	CONDITIONS	(Δ)	ABSOLUTE	ONIT
2 to 5	Input Current High Level 1	l _{IH1}	As per Table 2	As per Table 2	± 1.0	-	μА
8 to 11	Input Current High Level 4	I _{1H4}	As per Table 2	As per Table 2	1	100	μΑ
20 to 23	Input Current Low Level	I _{IL1}	As per Table 2	As per Table 2	± 12	-	μΑ
26 to 29	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	-	mV
30 to 33	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240	-	mV
38	Supply Current	lcc	As per Table 2	As per Table 2	± 20	-	%



PAGE 32

ISSUE 5

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TIF 50.42-3002.
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TIF 50.42-3002.