

Page 1 of 22

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 12 STAGE RIPPLE-CARRY BINARY COUNTER/DIVIDER WITH FULLY BUFFERED OUTPUTS

BASED ON TYPE 4040B

ESCC Detail Specification No. 9204/026

Issue 5 August 2020





LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2020. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



DOCUMENTATION CHANGE NOTICE

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
1185, 1200, 1258	Specification upissued to incorporate changes per DCR.



ESCC Detail Specification

No. 9204/026

Specification PAGE 4

ISSUE 5

TABLE OF CONTENTS

1	GENERAL	5
1.1	SCOPE	5
1.2	APPLICABLE DOCUMENTS	5
1.3	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	5
1.4	THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS	5
1.4.1	The ESCC Component Number	5
1.4.2	Component Type Variants	5
1.5	MAXIMUM RATINGS	6
1.6	HANDLING PRECAUTIONS	6
1.7	PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION	7
1.7.1	Flat Package (FP) - 16 Pin (Variants 01, 02)	7
1.7.2	Dual-in-line Package (DIP) - 16 Pin (Variants 08, 09)	8
1.7.3	Notes to Physical Dimensions and Terminal Identification for Packaged Components	9
1.7.4	Die (Variant 12)	10
1.8	FUNCTIONAL DIAGRAM	11
1.9	PIN/PAD ASSIGNMENT	11
1.10	TRUTH TABLE	12
1.11	INPUT PROTECTION NETWORK	12
2	REQUIREMENTS	12
2.1	GENERAL	12
2.1.1	Deviations from the Generic Specification	12
2.2	MARKING	13
2.3	ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES	13
2.3.1	Room Temperature Electrical Measurements	13
2.3.2	High and Low Temperatures Electrical Measurements	15
2.3.3	Notes to Electrical Measurement Tables	17
2.4	PARAMETER DRIFT VALUES	19
2.5	INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS	19
2.6	HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS	20
2.6.1	N-Channel HTRB	20
2.6.2	P-Channel HTRB	21
2.7	POWER BURN-IN CONDITIONS	21
2.8	OPERATING LIFE CONDITIONS	21
APPENI	DIX 'A'	22



1 **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics

1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows:

Example: 920402601

Detail Specification Reference: 9204026

Component Type Variant Number: 01 (as required)

1.4.2 <u>Component Type Variants</u>

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Terminal Material and Finish	Weight max g
01	4040B	FP	G2	0.7
02	4040B	FP	G4	0.7
08	4040B	DIP	G2	2.2
09	4040B	DIP	G4	2.2
12	4040B	Die	N/A	N/A

The terminal material and finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.



1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	V _{DD}	-0.5 to 18	V	Note 1
Input Voltage	V _{IN}	-0.5 to V _{DD} +0.5	V	Note 1 Power on
Input Current	I _{IN}	±10	mA	-
Device Power Dissipation (Continuous)	P _D	200	mW	-
Power Dissipation per Output	P _{DSO}	100	mW	-
Operating Temperature Range	Тор	-55 to +125	°C	T _{amb}
Storage Temperature Range	T _{stg}	-65 to +150	°C	-
Soldering Temperature	T _{sol}	+265	°C	Note 2

NOTES:

- 1. Device is functional for $3V \le V_{DD} \le 15V$.
- 2. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.

1.6 HANDLING PRECAUTIONS


These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.


These components are categorised as Class 1 per ESCC Basic Specification No. 23800 with a minimum Critical Path Failure Voltage of 400 Volts.



1.7 <u>PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION</u> Consolidated Notes for Packaged Components are given in Para. 1.7.3.

1.7.1 Flat Package (FP) - 16 Pin (Variants 01, 02)






Commello a la	Dimensi	Notes	
Symbols	Min	Max	Notes
А	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.1	0.15	5
E	8.76	9.01	
F	1.27	BSC	3, 6
G	0.38	0.48	5
Н	6	-	5
L	18.75	22	
М	0.33	0.43	
N	4.32 TYPICAL		



No. 9204/026 ISSUE 5

1.7.2 <u>Dual-in-line Package (DIP) - 16 Pin (Variants 08, 09)</u>



Cymbolo	Dimensi	Notes	
Symbols	Min	Max	Notes
А	2.1	2.71	
a1	3	3.7	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.4	0.5	5
b1	1.14	1.5	5
С	0.2	0.3	5
D	20.06	20.58	
Е	7.36	7.87	
е	2.54	BSC	4, 6
e1	17.65	17.9	
e2	7.62	8.12	
F	7.29	7.7	
I	-	3.83	




Symbolo	Dimensi	Notos	
Symbols	Min	Max	Notes
К	10.9	12.1	

1.7.3 <u>Notes to Physical Dimensions and Terminal Identification for Packaged Components</u>

- 1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown.
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 5. All terminals.
- 6. 14 spaces.
- 9. For all pins, either pin shape may be supplied.


No. 9204/026

1.7.4 <u>Die (Variant 12)</u>



NOTES:


- 1. Die materials and dimensions:
 - Die substrate: Silicon
 - Die length and width: 2.36mm x 2.08mm
 - Die thickness: 525 ±25µm
 - Passivation: P. Vapox: 800nm ±160nm
 - Top metallisation: Al (99%)/Si (1%) with thickness: 1.1 ±0.1µm
 - Backside metallisation: N/A (i.e. bare silicon)
 - Bond pad dimensions: 90µm × 90µm (typ.)
- 2. Terminal identification and die orientation are indicated by the die mask (including the manufacturer's logo, i.e. 577) and pad numbers as shown; see Para. 1.9.
- 3. Bias details: backside contact = V_{DD}
- 4. Die packaging orientation: The die corner highlighted with the red triangle is positioned in the waffle pack as follows:





1.8 <u>FUNCTIONAL DIAGRAM</u>

Pin/Pad numbers relate to FP, DIP packages and Die.



NOTES:

The package lid for all packages is not connected to any terminal.

1.9 <u>PIN/PAD ASSIGNMENT</u>

Pin/Pad	Function	Pin/Pad	Function
1	QL Output	9	QA Output
2	QF Output	10	CLK Input (Clock)
3	QE Output	11	CLR Input (Clear)
4	QG Output	12	QI Output
5	QD Output	13	QH Output
6	QC Output	14	QJ Output
7	QB Output	15	QK Output
8	Vss	16	V_{DD}




No. 9204/026

1.10 TRUTH TABLE

- 1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.
- 2. \uparrow = Transition, Low to High; \downarrow = Transition, High to Low.

INPUTS		OUTPUTS Q
CLK	CLR	
Х	Η	ALL OUTPUTS = L
↑	L	NO CHANGE
\	L	ADVANCE TO NEXT STATE

1.11 <u>INPUT PROTECTION NETWORK</u>



2 **REQUIREMENTS**

2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

2.1.1 <u>Deviations from the Generic Specification</u> None.



2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component or its primary package shall be:

- (a) Terminal identification (see Para. 1.7).
- (b) The ESCC qualified components symbol (for ESCC qualified components only).
- (c) The ESCC Component Number (see Para. 1.4.1).
- (d) Traceability information.

2.3 <u>ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES</u>

Electrical measurements shall be performed at room, high and low temperatures. Consolidated Notes are given in Para. 2.3.3.

2.3.1 Room Temperature Electrical Measurements

The measurements shall be performed at $T_{amb} = +22 \pm 3^{\circ}C$.

Characteristics	Symbols	MIL-STD-883	Test Conditions	Limits		Units
		Test Method	Note 1	Min	Max	
Functional Test 1	-	3014	Verify Truth Table without Load $V_{IL} = 0V, V_{IH} = 3V$ $V_{DD} = 3V, V_{SS} = 0V$ Note 2	1	-	-
Functional Test 2	-	3014	Verify Truth Table without Load V _{IL} = 0V, V _{IH} = 15V V _{DD} = 15V, V _{SS} = 0V Note 2	1	-	-
Quiescent Current	I _{DD}	3005	V _{IL} = 0V, V _{IH} = 15V V _{DD} = 15V, V _{SS} = 0V Note 3	-	1	μА
Low Level Input Current	Iı∟	3009	V_{IN} (Under Test) = 0V V_{DD} = 15V, V_{SS} = 0V	-	-50	nA
High Level Input Current	Іін	3010	V_{IN} (Under Test) = 15V V_{DD} = 15V, V_{SS} = 0V	-	50	nA
Low Level Output Voltage 1	V _{OL1}	3007	$V_{IL} = 0V, V_{IH} = 15V,$ $I_{OL} = 0A$ $V_{DD} = 15V, V_{SS} = 0V$	-	50	mV
Low Level Output Voltage 2 (Noise Immunity)	V _{OL2}	3007	$V_{IL} = 1.5V, V_{IH} = 3.5V,$ $I_{OL} = 0A$ $V_{DD} = 5V, V_{SS} = 0V$	1	500	mV
Low Level Output Voltage 3 (Noise Immunity)	V _{OL3}	3007	$V_{IL} = 4V, V_{IH} = 11V,$ $I_{OL} = 0A$ $V_{DD} = 15V, V_{SS} = 0V$	-	1.5	V
High Level Output Voltage 1	Vон1	3006	$V_{IL} = 0V, V_{IH} = 15V,$ $I_{OH} = 0A$ $V_{DD} = 15V, V_{SS} = 0V$	14.95	-	V



Characteristics	Symbols	MIL-STD-883	Test Conditions	Limits		Units
		Test Method	Note 1	Min	Max	
High Level Output Voltage 2 (Noise Immunity)	V _{OH2}	3006	$V_{IL} = 1.5V, V_{IH} = 3.5V, \\ I_{OH} = 0A \\ V_{DD} = 5V, V_{SS} = 0V$	4.5	-	V
High Level Output Voltage 3 (Noise Immunity)	Vонз	3006	$V_{IL} = 4V, V_{IH} = 11V,$ $I_{OH} = 0A$ $V_{DD} = 15V, V_{SS} = 0V$	13.5	-	V
Low Level Output Current 1	l _{OL1}	1	$V_{IL} = 0V, V_{IH} = 5V, \ V_{OL} = 0.4V \ V_{DD} = 5V, V_{SS} = 0V \ Note 4$	510	-	μA
Low Level Output Current 2	l _{OL2}	-	$V_{IL} = 0V, V_{IH} = 15V,$ $V_{OL} = 1.5V$ $V_{DD} = 15V, V_{SS} = 0V$ Note 4	3.4	-	mA
High Level Output Current 1	Іон1	-	$V_{IL} = 0V, V_{IH} = 5V,$ $V_{OH} = 4.6V$ $V_{DD} = 5V, V_{SS} = 0V$ Note 4	-510	-	μА
High Level Output Current 2	I _{OH2}	1	$V_{IL} = 0V, V_{IH} = 15V, \ V_{OH} = 13.5V \ V_{DD} = 15V, V_{SS} = 0V \ Note 4$	-3.4	-	mA
Threshold Voltage N-Channel	V _{THN}	1	CLR Input at Ground All Other Inputs: $V_{IN} = 5V$ $V_{DD} = 5V$, $I_{SS} = -10\mu A$	-0.7	-3	V
Threshold Voltage P-Channel	V _{THP}	-	CLR Input at Ground All Other Inputs: V _{IN} = -5V Vss = -5V, I _{DD} = 10µA	0.7	3	>
Input Clamp Voltage 1, to Vss	V _{IC1}	-	I _{IN} (Under Test) = -100μA V _{DD} = Open, V _{SS} = 0V All Other Pins Open	-	-2	V
Input Clamp Voltage 2, to V _{DD}	V _{IC2}	-	V_{IN} (Under Test) = 6V R = 30k Ω , V _{SS} = Open All Other Pins Open Note 5	3	-	V
Input Capacitance	Cin	3012	V _{IN} (Not Under Test) = 0V V _{DD} = V _{SS} = 0V f = 100 kHz to 1 MHz Note 6	-	7.5	pF



No. 9204/026 **ISSUE 5**

Characteristics	Symbols	MIL-STD-883	Test Conditions	Limits		Units
		Test Method	Note 1	Min	Max	
Propagation Delay Low to High, CLK to QA	t _{PLH}	3003	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Truth Table V _{IL} = 0V, V _{IH} = 5V, V _{DD} = 5V, V _{SS} = 0V Note 7	-	310	ns
Propagation Delay High to Low, CLK to QA	tрнL	3003	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Truth Table V _{IL} = 0V, V _{IH} = 5V, V _{DD} = 5V, V _{SS} = 0V Note 7	1	310	ns
Transition Time Low to High, QA	tт∟н	3004	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Truth Table V _{IL} = 0V, V _{IH} = 5V, V _{DD} = 5V, V _{SS} = 0V Note 7	•	150	ns
Transition Time High to Low, QA	tтн∟	3004	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Truth Table V _{IL} = 0V, V _{IH} = 5V, V _{DD} = 5V, V _{SS} = 0V Note 7	-	150	ns
Maximum Clock Frequency	fcLK	-	V _{IN} (CLK) = Pulse Generator V _{IN} (Remaining Inputs) = Truth Table V _{IL} = 0V, V _{IH} = 5V, V _{DD} = 5V, V _{SS} = 0V Notes 8, 9	3.5	-	MHz

2.3.2 High and Low Temperatures Electrical Measurements

The measurements shall be performed at $T_{amb} = +125$ (+0 -5)°C and $T_{amb} = -55$ (+5 -0)°C.

Characteristics	Symbols	MIL-STD-883	Test Conditions	ns Limits		Units
		Test Method	Note 1	Min	Max	
Functional Test 1	-	3014	Verify Truth Table without Load $V_{IL} = 0V, V_{IH} = 3V$ $V_{DD} = 3V, V_{SS} = 0V$ Note 2	-	-	-



Symbols MIL-STD-883 **Test Conditions** Limits Units Characteristics Test Method Note 1 Min Max Functional Test 2 3014 Verify Truth Table without Load $V_{IL} = 0V, V_{IH} = 15V$ $V_{DD} = 15V, V_{SS} = 0V$ Note 2 Quiescent Current 3005 $V_{IL} = 0V$. $V_{IH} = 15V$ IDD μΑ $V_{DD} = 15V, V_{SS} = 0V$ Note 3 $T_{amb} = +125$ °C 30 $T_{amb} = -55$ °C 1 V_{IN} (Under Test) = 0V Low Level Input I_{IL} 3009 nΑ $V_{DD} = 15V, V_{SS} = 0V$ Current $T_{amb} = +125$ °C -100 $T_{amb} = -55$ °C -50 V_{IN} (Under Test) = 15V High Level Input Ιн 3010 nΑ Current $V_{DD} = 15V$, $V_{SS} = 0V$ $T_{amb} = +125$ °C 100 $T_{amb} = -55$ °C 50 Low Level Output V_{OL1} 3007 $V_{IL} = 0V, V_{IH} = 15V,$ 50 mV $I_{OL} = 0A$ Voltage 1 $V_{DD} = 15V, V_{SS} = 0V$ Low Level Output $V_{IL} = 1.5V, V_{IH} = 3.5V,$ V_{OL2} 3007 500 mV Voltage 2 (Noise $I_{OL} = 0A$ Immunity) $V_{DD} = 5V$, $V_{SS} = 0V$ $V_{IL} = 4V, V_{IH} = 11\overline{V},$ V_{OL3} Low Level Output 3007 1.5 V Voltage 3 (Noise $I_{OL} = 0A$ $V_{DD} = 15V, V_{SS} = 0V$ Immunity) High Level Output $V_{IL} = 0V, V_{IH} = 15V,$ 14.95 V V_{OH1} 3006 Voltage 1 $I_{OH} = 0A$ $V_{DD} = 15V, V_{SS} = 0V$ High Level Output V_{OH2} 3006 $V_{IL} = 1.5V, V_{IH} = 3.5V,$ 4.5 V Voltage 2 (Noise $I_{OH} = 0A$ Immunity) $V_{DD} = 5V$, $V_{SS} = 0V$ $V_{IL} = 4V, V_{IH} = 11V,$ High Level Output V Vонз 3006 13.5 Voltage 3 (Noise $I_{OH} = 0A$ Immunity) $V_{DD} = 15V, V_{SS} = 0V$ $V_{IL} = 0V$, $V_{IH} = 5V$, Low Level Output I_{OL1} μΑ $V_{OL} = 0.4V$ Current 1 $V_{DD} = 5V$. $V_{SS} = 0V$ Note 4 $T_{amb} = +125$ °C 360 $T_{amb} = -55$ °C 640 Low Level Output I_{OL2} $V_{IL} = 0V, V_{IH} = 15V,$ mΑ Current 2 $V_{OL} = 1.5V$ $V_{DD} = 15V, V_{SS} = 0V$ Note 4

 $T_{amb} = +125$ °C

 $T_{amb} = -55$ °C

2.4

4.2




Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
High Level Output Current 1	Іон1	-	$V_{IL} = 0V, V_{IH} = 5V,$ $V_{OH} = 4.6V$ $V_{DD} = 5V, V_{SS} = 0V$ Note 4 $T_{amb} = +125^{\circ}C$ $T_{amb} = -55^{\circ}C$	-360 -640	-	μА
High Level Output Current 2	Іон2	-	V _{IL} = 0V, V _{IH} = 15V, V _{OH} = 13.5V V _{DD} = 15V, V _{SS} = 0V Note 4 T _{amb} = +125°C T _{amb} = -55°C	-2.4 -4.2	-	mA
Threshold Voltage N-Channel	V _T hN	-	CLR Input at Ground All Other Inputs: VIN = 5V VDD = 5V, Iss = -10µA Tamb = +125°C Tamb = -55°C	-0.3 -0.7	-3.5 -3.5	V
Threshold Voltage P-Channel	V _{ТНР}	-	CLR Input at Ground All Other Inputs: VIN = -5V VSS = -5V, IDD = 10µA Tamb = +125°C Tamb = -55°C	0.3 0.7	3.5 3.5	V

2.3.3 <u>Notes to Electrical Measurement Tables</u>

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic, inputs not under test shall be $V_{IN} = V_{SS}$ or V_{DD} and outputs not under test shall be open.
- 2. Functional tests shall be performed to verify Truth Table with $V_{OH} \ge V_{DD}$ -0.5V, $V_{OL} \le 0.5$ V. The maximum time to output comparator strobe = 300 μ s.
- 3. Quiescent Current shall be tested using the following input conditions where 1 = V_{IH} and 0 = V_{IL}
 - (a) Input $\overline{CLK} = V_{IL}$; Input $CLR = V_{IH}$
 - (b) Inputs $\overline{CLK} = CLR = V_{IL}$
 - (c) Input $\overline{CLK} = V_{IH}$; Input $CLR = V_{IL}$
 - (d) Inputs $\overline{CLK} = CLR = V_{IL}$
 - (e) Input $\overline{CLK} = V_{IH}$; Input $CLR = V_{IL}$
 - (f) Inputs $\overline{CLK} = CLR = V_{IL}$
- 4. Interchange of forcing and measuring parameters is permitted.



5. Input Clamp Voltage 2 to V_{DD}, V_{IC2}, shall be tested on each input as follows:



- 6. Guaranteed but not tested.
- 7. For Packaged Components (Variants 01, 02, 08, 09), read and record measurements shall be performed on a sample of 32 components with 0 failures permitted.

For Die Components (Variant 12), read and record measurements shall be performed on a sample of 32 components or 100% of the Packaged Test Sublot, whichever is less, with 0 failures permitted.

The pulse generator shall have the following characteristics:

 $V_{GEN} = 0$ to V_{DD} ; $f_{GEN} = 500$ kHz; t_r and $t_f \le 15$ ns (10% to 90%); duty cycle = 50%; $Z_{out} = 50\Omega$. Output load capacitance C_L = 50pF ±5% including scope probe, wiring and stray capacitance without component in the test fixture. Output load resistance $R_L = 200 k\Omega \pm 5\%$.

Propagation delay shall be measured referenced to the 50% input and output voltages.

Transition time shall be measured referenced to the 10% and 90% output voltage.

- For Packaged Components (Variants 01, 02, 08, 09), read and record measurements shall 8. be performed on a sample of 32 components with 0 failures permitted.
 - For Die Components (Variant 12), read and record measurements shall be performed on a sample of 32 components or 100% of the Packaged Test Sublot, whichever is less, with 0 failures permitted.
- A pulse, having the following conditions, shall be applied to the $\overline{\text{CLK}}$ input: $V_P = 0V$ to V_{DD} . 9. Maximum frequency of fclk requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the Limits column.



2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.3.1, Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Limits		Units
		Drift	Abso	olute	
		Value Δ	Min	Max	
Quiescent Current	I _{DD}	±0.15	ı	1	μΑ
Low Level Output Current 1	I _{OL1}	±15% (2)	510	ı	μΑ
High Level Output Current 1	І он1	±15% (2)	-510	-	μΑ
Threshold Voltage N-Channel	V _{THN}	±0.3	-0.7	-3	V
Threshold Voltage P-Channel	V_{THP}	±0.3	0.7	3	V

NOTES:

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- 2. Percentage of limit value if voltage is the measuring parameter.

2.5 <u>INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS</u>

Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.3.1, Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic where specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Limits		Units
		Drift	Absolute		
		Value Δ	Min	Max	
Functional Test 1	-	-	-	-	-
Quiescent Current	I _{DD}	±0.15	•	1	μΑ
Low Level Input Current	lıL	1	•	-50	nA
High Level Input Current	Iн	1	•	50	nA
Low Level Output Voltage 1	V _{OL1}	-	-	50	mV
Low Level Output Voltage 2 (Noise Immunity)	V _{OL2}	-	-	500	mV
High Level Output Voltage 1	V _{OH1}	-	14.95	-	V



Characteristics	Symbols		Limits		Units
		Drift	Abso	olute	
		Value Δ	Min	Max	
High Level Output Voltage 2 (Noise Immunity)	V _{OH2}	-	4.5	-	V
Low Level Output Current 1	l _{OL1}	±15% (3)	510	-	μΑ
Low Level Output Current 2	l _{OL2}	±15% (3)	3.4	-	mA
High Level Output Current 1	I _{OH1}	±15% (3)	-510	-	μΑ
High Level Output Current 2	I _{OH2}	±15% (3)	-3.4	-	mA
Threshold Voltage N-Channel	V _{THN}	±0.3	-0.7	-3	V
Threshold Voltage P-Channel	V_{THP}	±0.3	0.7	3	V

NOTES:

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- 2. The drift values (Δ) are applicable to the Operating Life test only.
- 3. Percentage of limit value if voltage is the measuring parameter.

2.6 <u>HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS</u>

2.6.1 N-Channel HTRB

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+125 (+0 -5)	°C
Outputs Q	Vout	Open	V
Inputs CLK, CLR	V _{IN}	Vss	V
Positive Supply Voltage	V_{DD}	15 (+0 -0.5)	V
Negative Supply Voltage	Vss	0	V
Duration	t	72	Hours

NOTES:

1. Input Protection Resistor = $2k\Omega$ min to $47k\Omega$ max.



2.6.2 P-Channel HTRB

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+125 (+0 -5)	°C
Outputs Q	Vоит	Open	V
Inputs CLK, CLR	Vin	V _{DD}	V
Positive Supply Voltage	V_{DD}	15 (+0 -0.5)	V
Negative Supply Voltage	V _{SS}	0	V
Duration	t	72	Hours

NOTES:

1. Input Protection Resistor = $2k\Omega$ min to $47k\Omega$ max.

2.7 POWER BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+125 (+0 -5)	°C
Outputs Q	Vouт	V _{DD} /2	V
Input CLK	V _{IN}	V _{GEN1}	V
Input CLR	Vin	V _{GEN2}	V
Pulse Voltage	V_{GEN}	0V to V _{DD}	V
Pulse Frequency Square Wave	f _{GEN1} f _{GEN2}	50k ≤ f ≤ 1M ≥ f _{GEN1} /12 50% Duty Cycle	Hz
Positive Supply Voltage	V _{DD}	15 (+0 -0.5)	V
Negative Supply Voltage	Vss	0	V

NOTES:

1. Input Protection Resistor = Output Load = $2k\Omega$ min to $47k\Omega$ max.

2.8 OPERATING LIFE CONDITIONS

The conditions shall be as specified in Para. 2.7, Power Burn-in Conditions.



APPENDIX 'A' AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 2.1.1 Deviations from the Generic Specification: Deviations from Screening Tests - Chart F3	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
	High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Power Burn-in test is performed using STMicroelectronics Specification Ref: 0019255.
	Solderability is not applicable unless specifically stipulated in the Purchase Order.
Para. 2.1.1 Deviations from the Generic Specification:	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
Deviations from Qualification and Periodic Tests - Chart F4	Operating Life: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 2.3.1 Room Temperature Electrical Measurements	All AC characteristics (Capacitance and Timings) may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes AC characteristic measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.
Para. 2.3.2 High and Low Temperatures Electrical Measurements	High and Low Temperatures Electrical Measurements may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes High and Low Temperatures Electrical Measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.