

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR SYNCHRONOUS COUNTER WITH DIRECT CLEAR, BASED ON TYPE 54LS161A ESCC Detail Specification No. 9204/015

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 29

INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR SYNCHRONOUS COUNTER WITH DIRECT CLEAR,

BASED ON TYPE 54LS161A

ESA/SCC Detail Specification No. 9204/015



space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director Genera or his Deputy
Issue 4	September 1993	Pommers	Files
Revision 'A'	February 1995	Ponomius	Hoom
7,000			



Rev. 'A'

PAGE 2

ISSUE 4

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
Letter		This issue superseder Revisions 'A', 'B' and Cover page DCN Table 1(a) Figures 2(a), (b) Figures 2(a), (b), (c) Figures 2(b), (c) Figures 2(d) Notes to Figures Figure 3(a) Para. 4.2.2 Para. 4.2.4 Para. 4.2.5 Para. 4.2.5 Para. 4.3.2 Para. 4.4.2 Para. 4.5.3 Para. 4.5.3 Para. 4.6.3 Para. 4.7.1 Paras. 4.7.2 & 4.7.3 Figure 4(a)	Item Is Issue 3 and incorporates all modifications defined in 'C' to Issue 3 and the following DCR's:- Lead Material and/or Finish amended for existing Variants: Variants 11 and 12 added: No. 2, in Remarks, Note No. amended to "1": No. 3, in Remarks, Note No. amended to "2": No. 6, existing temperature specified for DIL/FP, new temperature and Note reference added for CCP: Note 1 renumbered as "2": Note 2 renumbered as "3" and text amended: Note 3 renumbered as "1": New Note 4 added: Figures amended: Imperial dimensions deleted: Reference to Note 6 amended to "Note 10": New figure added: Title of the notes amended: Note 1, last sentence added: Note 9, rewritten: Notes 11 and 12 added: Figure for chip carrier package added: Subtitles added above both drawings: Comparison table added: Note 1 added: PlND deviation deleted, "None" added: Deviation deleted, "None" added: Deviation deleted, "None" added: Paragraph rewritten: Paragraph rewritten: Paragraph rewritten: Paragraph rewritten: Paragraph standardised: "and functional test sequence" deleted: "Tamb" added before " + 22 ± 3° C": In title and paragraph, "burn-in" amended to read "power burn-in": Figure standardised: Title amended	
'A'	Feb. '95	P1. Cover Page P2. DCN P17. Para. 4.3.2	: Maximum weights amended	None None 221047



PAGE 3

ISSUE 4

TABLE OF CONTENTS

		<u>Page</u>
1.	GENERAL	5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	.5
1.6	Pin Assignment	5
1.7	Function Sequence	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
2.	APPLICABLE DOCUMENTS	16
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	16
4.	REQUIREMENTS	16
4.1	General	16
4.2	Deviations from Generic Specification	16
4.2.1	Deviations from Special In-process Controls	16
4.2.2	Deviations from Final Production Tests	16
4.2.3	Deviations from Burn-in Tests	16
4.2.4	Deviations from Qualification Tests	16
4.2.5	Deviations from Lot Acceptance Tests	16
4.3	Mechanical Requirements	17
4.3.1	Dimension Check	17
4.3.2	Weight	17
4.4	Materials and Finishes	17
4.4.1	Case	17
4.4.2	Lead Material and Finish	17
4.5	Marking	17
4.5.1	General	17
4.5.2	Lead Identification	17
4.5.3	The SCC Component Number	17
4.5.4	Traceability Information	18
4.6	Electrical Measurements	18
4.6.1	Electrical Measurements at Room Temperature	18
4.6.2	Electrical Measurements at High and Low Temperatures	18
4.6.3	Circuits for Electrical Measurements	18
4.7	Burn-in Tests	18
4.7.1	Parameter Drift Values	18
4.7.2	Conditions for Power Burn-in	18
4.7.3	Electrical Circuits for Power Burn-in	18
4.8	Environmental and Endurance Tests	27
4.8.1	Electrical Measurements on Completion of Environmental Tests	27
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	27
4.8.3	Electrical Measurements on Completion of Endurance Tests	27
4.8.4	Conditions for Operating Life Tests	27
4.8.5	Electrical Circuits for Operating Life Tests	27
4.8.6	Conditions for High Temperature Storage Test	27



PAGE 4 ISSUE 4

TABLE	<u>≅S</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, D.C. Parameters	19
	Electrical Measurements at Room Temperature, A.C. Parameters	20
3	Electrical Measurements at High and Low Temperatures	21
4	Parameter Drift Values	25
5	Conditions for Power Burn-in and Operating Life Test	25
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate	28
	Points and on Completion of Endurance Tests	
FIGUE	<u>RES</u>	
1	Not applicable	N/A
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Function Sequence	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	15
4	Circuits for Electrical Measurements	22
5	Electrical Circuit for Power Burn-in and Operating Life Test	26
<u>APPEI</u>	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for Texas Instruments (F)	29



PAGE

5

ISSUE

1. **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, low power bipolar Schottky Synchronous Counter with Direct Clear, based on Type 54LS161A. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 FUNCTION SEQUENCE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).



PAGE 6 ISSUE 4

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	D7
02	FLAT	2(a)	G4
05	DIL	2(b)	D7
06	DIL	2(b)	G4
07	DIL	2(c)	D7
08	DIL	2(c)	D3 or D4
11	CCP	2(d)	7
12	CCP	2(d)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{CC}	– 0.5 to 7.0	V	-
2	Input Voltage	V _{IN}	- 0.5 to 7.0	V	Note 1
3	Device Dissipation	P_{D}	176	mWdc	Note 2
4	Operating Temperature Range	Τ _{ορ}	– 55 to + 125	°C	-
5	Storage Temperature Range	T _{stg}	– 65 to + 150	°C	-
6	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 3 Note 4

NOTES

- 1. Input current limited to 18mA.
- 2. Must withstand added P_D due to short circuit conditions (i.e. I_{OS}) at one output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(a) - FLAT PACKAGE



CVMPOL	MILLIMETRES		NOTES
SYMBOL	MIN	MAX	NOTES
Α	1.27	2.03	-
b	0.38	0.56	8
С	0.08	0.23	8
D	9.42	10.16	-
E	6.27	7.24	-
E1	7.00 TY	PICAL	4
е	1.27 T	/PICAL	5, 9
L	7.87	8.89	-
L1	23.88	24.38	-
Q	0.51	1.02	2
S .	0.25	0.64	7




PAGE

ISSUE 4

8

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIMETRES		NOTES	
STIVIBOL	MIN	MAX	NOTES	
Α	-	5.08	-	
b	0.38	0.66	8	
b1	-	1.78	8	
С	0.20	0.44	8	
D	19.18	19.94	-	
E	6.22	7.62	-	
E1	7.37	8.13	4	
е	2.54 TY	PICAL	6, 9	
F	1.27 T	/PICAL	-	
Н	0.76	-	-	
L.	3.30	5.08	-	
Q	0.51	-	3	
S	0.38	1.27	7	
α	0°	15°	10	




PAGE

ISSUE 4

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN.	MAX.	NOTES
Α	-	5.08	_
b	0.36	0.58	8
b1	0.76	1.78	8
С	0.20	0.38	8
D	18.80	22.10	-
E	5.59	7.87	-
E1	7.37	8.13	4
е	2.54 TY	PICAL	6, 9
L	3.18	5.08	-
Q	0.38	2.03	3
·S	0.25	1.35	7
α	0°	15°	10




PAGE 10

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



	Pin 1 Identification		
ł		i	

SYMBOL	MILLIM	NOTES	
STIVIBUL	MIN. MAX.		NOTES
Α	8.687	9.093	-
В	7.798	9.093	-
С	0.250	0.510	11
D	0.889	1.143	12
E	1.140	1.400	8
F	0.559	0.712	8
G	1.27 TYPICAL		5, 9
Н	1.630	2.540	-



PAGE 11

ISSUE 4

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d)

- 1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(d).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ± 0.13mm of its true longitudinal position relative to Pins 1 and 16.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pins 1 and 16.
- 7. Applies to all four corners.
- 8. All leads or terminals.
- 9. 14 spaces for flat and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centre when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




PAGE 12

ISSUE 4

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE AND FLAT PACKAGE

CHIP CARRIER PACKAGE



FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND **DUAL-IN-LINE PIN OUTS** 9 10 12 13 14 15 16 11 CHIP CARRIER PIN OUTS 2 3 9 10 12 13 14 15 17 18 19 20

NOTES

1. All references throughout this specification relate to FLAT/DIL packages only.




PAGE 13

ISSUE 4

FIGURE 3(b) - FUNCTION SEQUENCE

TYPICAL CLEAR, PRESET, COUNT AND INHIBIT SEQUENCES



NOTES

- 1. Illustrated is the following sequence:
 - 1. Clear outputs to zero are asynchronous.
 - 2. Preset to binary twelve.
 - 3. Count to thirteen, fourteen, fifteen, zero, one and two.
 - 4. Inhibit.




PAGE 14

ISSUE 4

FIGURE 3(c) - CIRCUIT SCHEMATIC


EQUIVALENT OF EACH INPUT



NOTES

 $\begin{array}{lll} \mbox{Data:} & \mbox{R}_{eq} = 2.5 \mbox{k}\Omega \mbox{ NOM.} \\ \mbox{Enable T, Load:} & \mbox{R}_{eq} = 10 \mbox{k}\Omega \mbox{ NOM.} \\ \mbox{Clock, Enable P:} & \mbox{R}_{eq} = 20 \mbox{k}\Omega \mbox{ NOM.} \\ \mbox{Clear:} & \mbox{R}_{eq} = 20 \mbox{k}\Omega \mbox{ NOM.} \end{array}$

TYPICAL OF ALL OUTPUTS






PAGE 15

ISSUE 4

FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 16

ISSUE 4

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

V_{IC} - Input Clamp Voltage.

V_{CC} - Supply Voltage.

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

- (a) Para. 7.1.1(a), High Temperature Reverse Bias tests and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 9.9.2, Electrical Measurements at High and Low Temperatures: Only a test result summary, based on go-no-go tests and presented in histogram form is required.

4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.

4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

None.



Rev. 'A'

PAGE 17

ISSUE 4

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.7 grammes for the flat package, 2.2 grammes for the dual-in-line package and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type '3 or 4', Type '4' or Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be either Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(d).

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920401502</u> <u>В</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	



PAGE 18

ISSUE 4

4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125$ and -55 °C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at T_{amb} = +22 ±3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

4.7.3 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



PAGE 19

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT
140.	OTATIAOTERIOTIOS	3 TWIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 7	Input Current High Level into Data or Enable P and Clear	l _{lH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-3-4-5-6-7)	-	20	μA
8 to 13	Input Current High Level into Data or Enable P and Clear (Max. Input Voltage)	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 1-3-4-5-6-7)	•	100	μА
14 to 16	Input Current High Level into Load, Clock or Enable T	Інз	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 2-9-10)	-	40	μA
17 to 19	Input Current High Level into Load, Clock or Enable T (Max. Input Voltage)	I _{IH4}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 2-9-10)	-	200	μA
20 to 28	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{CC} = 4.5V, I _{IN} = -18mA Note 2 (Pins 1-2-3-4-5-6-7-9-10)	-	- 1.5	٧
29 to 34	Input Current Low Level into Data or Enable P	l _{IL1}	3009	4(c)	V_{CC} = 5.5V, V_{IN} = 0.4V (Pins 1-3-4-5-6-7)	-	- 400	μА
35 to 37	Input Current Low Level into Load, Clock or Enable T	l _{IL2}	3009	4(c)	$V_{CC} = 5.5V$, $V_{IN} = 0.4V$ (Pins 2-9-10)		- 800	μА
38 to 42	Output Voltage Low Level	V _{OL}	3007	4(d)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OL} = 4.0mA (Pins 11-12-13-14-15)	-	0.4	V
43 to 47	Output Voltage High Level	V _{OH}	3006	4(e)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OH} = -400 μ A (Pins 11-12-13-14-15)	2.5	-	V
48 to 52	Output Current Short Circuit	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 11-12-13-14-15)	– 15	- 100	mA
53	Supply Current Outputs High	І ссн	3005	4(g)	V _{CC} = 5.5V Note 4 (Pin 16)	-	31	mA
54	Supply Current Outputs Low	ICCL	3005	4(g)	V _{CC} = 5.5V Note 5 (Pin 16)	-	32	mA

NOTES: See Page 20.



PAGE 20

ISSUE 4

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST TEST CONDITIONS BOL MILETO FIG. (PINS UNDER TEST)		LIN	IITS	UNIT	
No.	OF IAI IAO FENIS 1103	STWIDOL	MIL-STD 883	FIG.	G. (PINS UNDER TEST) (NOTE 6)		MAX	ONT
55	Propagation Delay, Low to High Level, Clock to Ripple Carry	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$	-	35	ns
56	Propagation Delay, High to Low Level, Clock to Ripple Carry	t _{PHL}			(Pin 15)	-	35	
57 to 60	Propagation Delay, Low to High Level, Clock to any Q Load High	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$ (Pins 11-12-13-14)	-	24	ns
61 to 64	Propagation Delay, High to Low Level, Clock to any Q Load High	t _{PHL}			·	-	27	
65 to 68	Propagation Delay, Low to High Level, Clock to any Q Load Low	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$ (Pins 11-12-13-14)	-	24	ns
69 to 72	Propagation Delay, High to Low Level, Clock to any Q Load Low	t _{PHL}		·		-	27	
73	Propagation Delay, Low to High Level, Enable T to Ripple Carry	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$ (Pin 15)	1	14	ns
74	Propagation Delay, High to Low Level, Enable T to Ripple Carry	t _{PHL}	_			1	14	
75 to 78	Propagation Delay, High to Low Level, Clear to any Q	t _{PHL}	3003	4(h)	V_{CC} = 5.0V R_L = 2.0k Ω C_L = 15pF (Pins 11-12-13-14)	-	28	ns

NOTES

- 1. Go-no-go test with $V_{IL} = 0.3V$; $V_{IH} = 3.0V$; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than one output should be shorted at a time, and only for 1 second maximum.
- 4. I_{CCH} is measured with the load input high; then again with the load input low with all other inputs high and all outputs open.
- 5. I_{CCL} is measured with the clock input high; then again with the clock input low with all other inputs low and all outputs open.
- 6. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.



PAGE 21

ISSUE 4

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND -55(+5-0) °C

	CHARACTERISTICS	0.44501	TEST METHOD	TEST	TEST CONDITIONS	LIN	IITS	
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	мах	UNIT
1	Functional Test	-	-	3 (b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 7	Input Current High Level into Data or Enable P and Clear	l _{IH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-3-4-5-6-7)	-	20	μA
8 to 13	Input Current High Level into Data or Enable P and Clear (Max. Input Voltage)	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 1-3-4-5-6-7)	-	100	μА
14 to 16	Input Current High Level into Load, Clock or Enable T	Інз	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 2-9-10)	-	40	μА
17 to 19	Input Current High Level into Load, Clock or Enable T (Max. Input Voltage)	l _{IH4}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 2-9-10)	-	200	μА
20 to 28	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{CC} = 4.5V, I _{IN} = - 18mA Note 2 (Pins 1-2-3-4-5-6-7-9-10)	-	- 1.5	V
29 to 34	Input Current Low Level into Data or Enable P	l _{IL1}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 1-3-4-5-6-7)	-	- 400	μА
35 to 37	Input Current Low Level into Load, Clock or Enable T	l _{IL2}	3009	4(c)	$V_{CC} = 5.5V$, $V_{IN} = 0.4V$ (Pins 2-9-10)	*	- 800	μΑ
38 to 42	Output Voltage Low Level	V _{OL}	3007	4(d)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OL} = 4.0mA (Pins 11-12-13-14-15)	-	0.4	V
43 to 47	Output Voltage High Level	V _{OH}	3006	4(e)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OH} = -400 μ A (Pins 11-12-13-14-15)	2.5	-	V
48 to 52	Output Current Short Circuit	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 11-12-13-14-15)	- 15	- 100	mA
53	Supply Current Outputs High	Іссн	3005	4(g)	V _{CC} = 5.5V Note 4 (Pin 16)	-	31	mA
54	Supply Current Outputs Low	ICCL	3005	4(g)	V _{CC} = 5.5V Note 5 (Pin 16)	-	32	mA

NOTES: See Page 20.




PAGE 22

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

FIGURE 4(b) - INPUT CLAMP VOLTAGE




NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.


FIGURE 4(c) - LOW LEVEL INPUT CURRENT



NOTES

1. Each input to be tested separately.

FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE



NOTES

1. Test per Function Sequence (Figure 3(b)).




PAGE 23

ISSUE 4

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE


FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT



NOTES

1. Test per Function Sequence (Figure 3(b)).

FIGURE 4(g) - SUPPLY CURRENT



NOTES

- No more than one output should be shorted at a time.
- V_{IN} Clock: apply one pulse \(\sum_{0V}^{2.5} \) to 5.0V prior to measurements.

 V_{IN} Clear = 4.5V.

 V_{IN} Load = 0V.

For Q measurement: apply $V_{IN} \stackrel{?}{=} 4.5V$ at corresponding input.

For Carry measurement:

 V_{IN} A, B, C, D and enable T = 4.5V.

NOTES

1. See Notes 4 and 5 to Table 2.




PAGE 24

ISSUE 4


FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - DYNAMIC TEST AND SWITCHING WAVEFORMS

LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS



VOLTAGE WAVEFORMS



NOTES

- 1. The input pulses are supplied by a generator having the following characteristics: $t_r < 15$ ns, $t_f < 6.0$ ns, PRR < 1.0MHz, $Z_{OUT} = 50\Omega$, Duty Cycle < 50%.
- 2. All diodes are 1N916 or 1N3064.
- 3. C_L = 15pF including scope probe, wiring and stray capacitance without package in test fixture.
- 4. $R_L = 2.0k\Omega \pm 5\%$.
- 5. Outputs QD and Carry are tested at $t_n + 16$, where t_n is the bit time when all outputs are low.



PAGE 25

ISSUE 4

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2 to 7	Input Current High Level	l _{IH1}	As per Table 2	As per Table 2	±20 or (1) ±0.5	% μA
29 to 34	Input Current Low Level	l _{IL1}	As per Table 2	As per Table 2	± 18	μΑ
38 to 42	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	±60	mV
43 to 47	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240	mV

NOTES

1. Whichever is greater, referred to the initial value.

TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
`1	Ambient Temperature	T _{amb}	+ 125(+ 0 - 5)	°C
2	Power Supply Voltage	V _{CC}	+5(+0.5-0)	V
3	Pulse Voltage	$V_{\sf GEN}$	0.5 max. to 3.0 min.	V
4	Frequency	f	100 (See Note 1)	Hz
5	Fan-out	-	10	-
6	Rise Time	t _r	50 max.	μs
7	Fall Time	t _f	50 max.	μs
8	Duty Cycle	-	20 min.	%


NOTES

1. Tolerance ± 10%.

PAGE 26

ISSUE 4

FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



 $\frac{\text{NOTES}}{\text{1.} \quad \text{R} = 1.2 \text{k}\Omega}.$



PAGE 27

ISSUE 4

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5.

4.8.6 <u>Conditions for High Temperature Storage Test</u>

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be T_{amb} = +150(+0-5) °C.



PAGE 28

ISSUE 4

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

No	No. CHARACTERISTICS SYMB		SPEC. AND/OR	TEST	CHANGE LIMITS		UNIT
NO.	CHARACTERISTICS	STIVIBOL	TEST METHOD	CONDITIONS	(Δ)	ABSOLUTE	UNIT
2 to 7	Input Current High Level 1	l _{IH1}	As per Table 2	As per Table 2	± 1.0	-	μА
8 to 13	Input Current High Level 2	l _{IH2}	As per Table 2	As per Table 2	•	100	μΑ
29 to 34	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	<u>±</u> 12	-	μА
38 to 42	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	<u>-</u>	mV
43 to 47	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	±240	-	mV
53	Supply Current Outputs High	Іссн	As per Table 2	As per Table 2	±20	-	%
54	Supply Current Outputs Low	lcc _L	As per Table 2	As per Table 2	±20	-	%



PAGE 29

ISSUE 4

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TIF 50.42-3002.
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TIF 50.42-3002.