

Page 1 of 23

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS QUAD BILATERAL SWITCH

# **BASED ON TYPE 4066B**

ESCC Detail Specification No. 9408/005

Issue 5 August 2020



Document Custodian: European Space Agency – see https://escies.org



#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2020. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# **DOCUMENTATION CHANGE NOTICE**

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
1185, 1200, 1258	Specification upissued to incorporate changes per DCR.



# ESCC Detail Specification

PAGE 4

ISSUE 5

No. 9408/005

TABLE OF CONTENTS

1	GENERAL	5
1.1	SCOPE	5
1.2	APPLICABLE DOCUMENTS	5
1.3	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	5
1.4	THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS	5
1.4.1	The ESCC Component Number	5
1.4.2	Component Type Variants	5
1.5	MAXIMUM RATINGS	6
1.6	HANDLING PRECAUTIONS	6
1.7	PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION	7
1.7.1	Flat Package (FP) - 14 Pin (Variants 01, 02)	7
1.7.2	Dual-in-line Package (DIP) - 14 Pin (Variants 03, 04)	8
1.7.3	Notes to Physical Dimensions and Terminal Identification	9
1.7.4	Die (Variant 10)	10
1.8	FUNCTIONAL DIAGRAM	11
1.9	PIN/PAD ASSIGNMENT	11
1.10	TRUTH TABLE	11
1.11	INPUT PROTECTION NETWORK	12
2	REQUIREMENTS	12
2.1	GENERAL	12
2.1.1	Deviations from the Generic Specification	12
2.2	MARKING	12
2.3	ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES	12
2.3.1	Room Temperature Electrical Measurements	13
2.3.2	High and Low Temperatures Electrical Measurements	15
2.3.3	Notes to Electrical Measurement Tables	17
2.4	PARAMETER DRIFT VALUES	19
2.5	INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS	20
2.6	HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS	21
2.6.1	N-Channel HTRB	21
2.6.2	P-Channel HTRB	21
2.7	POWER BURN-IN CONDITIONS	22
2.8	OPERATING LIFE CONDITIONS	22
ΔΡΡΕΝΙΓ	NIX 'A'	23



#### 1 **GENERAL**

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

#### 1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics

#### 1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

#### 1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

#### 1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows:

Example: 940800501

Detail Specification Reference: 9408005

Component Type Variant Number: 01 (as required)

#### 1.4.2 Component Type Variants

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Terminal Material and Finish	Weight max g
01	4066B	FP	G2	0.7
02	4066B	FP	G4	0.7
03	4066B	DIP	G2	2.2
04	4066B	DIP	G4	2.2
10	4066B	Die	N/A	N/A

The terminal material and finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.



#### 1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	$V_{DD}$	-0.5 to 18	V	Note 1
Input Voltage	VIN	-0.5 to V <sub>DD</sub> +0.5	V	Note 1 Power on
Input Current	I <sub>IN</sub>	±10	mA	-
Device Power Dissipation (Continuous)	P <sub>D</sub>	200	mW	-
Power Dissipation per Output	P <sub>DSO</sub>	100	mW	-
Operating Temperature Range	Top	-55 to +125	°C	T <sub>amb</sub>
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	-
Soldering Temperature	T <sub>sol</sub>	+265	°C	Note 2

#### **NOTES:**

- Device is functional for 3V ≤ V<sub>DD</sub> ≤ 15V.
- 2. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.

#### 1.6 <u>HANDLING PRECAUTIONS</u>


These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.


These components are categorised as Class 1 per ESCC Basic Specification No. 23800 with a minimum Critical Path Failure Voltage of 400 Volts.



# 1.7 <u>PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION</u> Consolidated Notes for Packaged Components are given in Para. 1.7.3.

# 1.7.1 Flat Package (FP) - 14 Pin (Variants 01, 02)






Current a la	Dimensi	Notes	
Symbols	Min	Max	Notes
А	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.1	0.15	5
E	7.5	7.75	
F	1.27	BSC	3, 6
G	0.38	0.48	5
Н	6	-	5
L	18.75	22	
М	0.33	0.43	
N	4.32 TY	/PICAL	



# 1.7.2 <u>Dual-in-line Package (DIP) - 14 Pin (Variants 03, 04)</u>



Completely	Dimensi	ions mm	Notes
Symbols	Min	Max	Notes
А	2.1	2.54	
a1	3	3.7	
a2	0.63	1.14	2
В	1.82	2.23	
b	0.4	0.5	5
b1	1.27 T	/PICAL	5
С	0.2	0.3	5
D	18.79	19.2	
Е	7.36	7.87	
е	2.54	BSC	4, 6
e1	15.11	15.37	
e2	7.62	8.12	
F	7.11	7.75	
I	-	3.7	




Cymhala	Dimensi	Notes	
Symbols	Min	Max	Notes
К	10.9	12.1	

#### 1.7.3 Notes to Physical Dimensions and Terminal Identification


- 1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown.
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 5. All terminals.
- 12 spaces.
- 9. For all pins, either pin shape may be supplied.

#### 1.7.4 <u>Die (Variant 10)</u>



#### **NOTES:**


- 1. Die materials and dimensions:
  - Die substrate: Silicon
  - Die length and width: 1.5mm x 1.58mm
  - Die thickness: 525 ±25µm
  - Passivation: P. Vapox: 800nm ±160nm
  - Top metallisation: Al (99%)/Si (1%) with thickness: 1.1 ±0.1μm
  - Backside metallisation: N/A (i.e. bare silicon)
  - Bond pad dimensions: 90µm × 90µm (typ.)
- 2. Terminal identification and die orientation are indicated by the die mask (including the manufacturer's logo, i.e. 577) and pad numbers as shown; see Para. 1.9.
- 3. Bias details: backside contact = V<sub>DD</sub>
- 4. Die packaging orientation: The die corner highlighted with the red triangle is positioned in the waffle pack as follows:





#### 1.8 <u>FUNCTIONAL DIAGRAM</u>

Pin/Pad numbers relate to FP, DIP packages and Die.



# **NOTES:**

1. The package lid for all packages is not connected to any terminal.

# 1.9 <u>PIN/PAD ASSIGNMENT</u>

Pin/Pad	Function	Pin/Pad	Function
1	1A Input/Output (Channel)	8	3A Input/Output (Channel)
2	1B Output/Input (Channel)	9	3B Output/Input (Channel)
3	2B Output/Input (Channel)	10	4B Output/Input (Channel)
4	2A Input/Output (Channel)	11	4A Input/Output (Channel)
5	2C Input (Control)	12	4C Input (Control)
6	3C Input (Control)	13	1C Input (Control)
7	Vss	14	V <sub>DD</sub>


# 1.10 TRUTH TABLE

1. Logic Level Definitions: L = Low Level, H = High Level.

# **EACH SWITCH**

CONTROL INPUT C	SWITCH FUNCTION
Н	Channel ON (A to B, B to A)
L	Channel OFF (High Impedance)

#### 1.11 <u>INPUT PROTECTION NETWORK</u>



#### 2 REQUIREMENTS

#### 2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

#### 2.1.1 <u>Deviations from the Generic Specification</u>

None.

#### 2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component or its primary package shall be:

- (a) Terminal identification (see Para. 1.7).
- (b) The ESCC qualified components symbol (for ESCC qualified components only).
- (c) The ESCC Component Number (see Para. 1.4.1).
- (d) Traceability information.

#### 2.3 ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES

Electrical measurements shall be performed at room, high and low temperatures. Consolidated Notes are given in Para. 2.3.3.



# 2.3.1 Room Temperature Electrical Measurements

The measurements shall be performed at  $T_{amb}$  = +22 ±3°C.

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lir	nits	Units
		Test Method	Note 1	Min	Max	
Functional Test 1	-	3014	Verify Truth Table VIL = 0V, VIH = 3V VDD = 3V, VSS = 0V Note 2	-	-	-
Functional Test 2	-	3014	Verify Truth Table $V_{IL} = 0V$ , $V_{IH} = 15V$ $V_{DD} = 15V$ , $V_{SS} = 0V$ Note 2	-	-	-
Quiescent Current	I <sub>DD</sub>	3005	$V_{IL} = 0V, V_{IH} = 15V$ $V_{DD} = 15V, V_{SS} = 0V$ Note 3	-	100	nA
Low Level Input Current, Control Inputs C	IιL	3009	V <sub>IN</sub> (Under Test) = 0V V <sub>DD</sub> = 15V, V <sub>SS</sub> = 0V	-	-50	nA
High Level Input Current, Control Inputs C	Іін	3010	V <sub>IN</sub> (Under Test) = 15V V <sub>DD</sub> = 15V, V <sub>SS</sub> = 0V	-	50	nA
Channel OFF Leakage Current, Any Channel A to B, B to A	loff	1	Channel Under Test:  V <sub>IN</sub> = 15V  V <sub>OUT</sub> = 0V  V <sub>DD</sub> = 15V, V <sub>SS</sub> = 0V	1	-100	nA
Channel ON Resistance 1, Any Channel A to B, B to A	R <sub>ON1</sub>	-	$\begin{aligned} &V_{IL}=0V,\ V_{IH}=5V\\ &R_L=10k\Omega\\ &V_{DD}=5V,\ V_{SS}=0V\\ &Note\ 4 \end{aligned}$	-	1050	Ω
Channel ON Resistance 2, Any Channel A to B, B to A	R <sub>ON2</sub>	-	$\begin{aligned} &V_{IL}=0V,\ V_{IH}=15V\\ &R_L=10k\Omega\\ &V_{DD}=15V,\ V_{SS}=0V\\ &Note\ 4 \end{aligned}$	-	240	Ω
Low Level Input Voltage 1 (Noise Immunity) (Functional Test) Control Inputs C	V <sub>IL1</sub>	-	Verify Truth Table $R_L = 1M\Omega$ $V_{DD} = 5V$ , $V_{SS} = 0V$ Note 5	-	1.5	V
Low Level Input Voltage 2 (Noise Immunity) (Functional Test) Control Inputs C	V <sub>IL2</sub>	-	Verify Truth Table $R_L = 1M\Omega$ $V_{DD} = 15V$ , $V_{SS} = 0V$ Note 5	-	4	V
High Level Input Voltage 1 (Noise Immunity) (Functional Test) Control Inputs C	V <sub>IH1</sub>	-	Verify Truth Table $R_L = 1M\Omega$ $V_{DD} = 5V$ , $V_{SS} = 0V$ Note 5	3.5	-	V



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
High Level Input Voltage 2 (Noise Immunity) (Functional Test) Control Inputs C	V <sub>IH2</sub>	-	$\begin{aligned} &\text{Verify Truth Table} \\ &R_L = 1 M \Omega \\ &V_{DD} = 15 V, \\ &V_{SS} = 0 V \\ &\text{Note 5} \end{aligned}$	11	-	V
Threshold Voltage N-Channel	V <sub>THN</sub>	-	1C Input at Ground All A and B Inputs Open All Other Inputs: V <sub>IN</sub> = 5V V <sub>DD</sub> = 5V, I <sub>SS</sub> = -10µA	-0.7	-3	V
Threshold Voltage P-Channel	V <sub>ТНР</sub>	•	1C Input at Ground All A and B Inputs Open All Other Inputs: V <sub>IN</sub> = -5V V <sub>SS</sub> = -5V, I <sub>DD</sub> = 10µA	0.7	3	V
Input Clamp Voltage 1, to V <sub>SS</sub> , Control Inputs C	V <sub>IC1</sub>	-	I <sub>IN</sub> (Under Test) = -100µA V <sub>DD</sub> = Open, V <sub>SS</sub> = 0V All Other Pins Open	-	-2	V
Input Clamp Voltage 2, to V <sub>DD</sub> Control Inputs C	V <sub>IC2</sub>	-	$V_{IN}$ (Under Test) = 6V R = 30k $\Omega$ , $V_{SS}$ = Open All Other Pins Open Note 6	3	-	V
Input Capacitance, Control Inputs C	Cin	3012	V <sub>IN</sub> (Not Under Test) = 0V V <sub>DD</sub> = V <sub>SS</sub> = 0V f = 100kHz to 1MHz Note 7	-	7.5	pF
Channel Capacitance, A Inputs/Outputs	Ссна	3012	V <sub>IN</sub> (Not Under Test) = 0V V <sub>DD</sub> = V <sub>SS</sub> = 0V f = 100kHz to 1MHz Note 7	-	15	pF
Channel Capacitance, B Outputs/Inputs	Сснв	3012	V <sub>IN</sub> (Not Under Test) = 0V V <sub>DD</sub> = V <sub>SS</sub> = 0V f = 100kHz to 1MHz Note 7	-	15	pF
Propagation Delay Low to High, 1A to 1B	t <sub>РLН</sub>	3003	$\begin{aligned} &V_{IN}  (\text{Under Test}) = \\ &\text{Pulse Generator} \\ &V_{IN}  (\text{Remaining Inputs}) \\ &= \text{Truth Table} \\ &V_{IL} = 0\text{V},  \text{V}_{IH} = 5\text{V}, \\ &R_L = 200\text{k}\Omega \\ &V_{DD} = 5\text{V},  \text{V}_{SS} = 0\text{V} \\ &\text{Note 8} \end{aligned}$	-	40	ns



Characteristics	Symbols	MIL-STD-883	Test Conditions	Limits		Units
		Test Method	Note 1	Min	Max	
Propagation Delay High to Low, 1A to 1B	t <sub>PHL</sub>	3003	$\begin{aligned} &V_{\text{IN}}\left(\text{Under Test}\right) = \\ &\text{Pulse Generator} \\ &V_{\text{IN}}\left(\text{Remaining Inputs}\right) \\ &= \text{Truth Table} \\ &V_{\text{IL}} = 0\text{V}, \text{V}_{\text{IH}} = 5\text{V}, \\ &R_{\text{L}} = 200\text{k}\Omega \\ &V_{\text{DD}} = 5\text{V}, \text{V}_{\text{SS}} = 0\text{V} \\ &\text{Note 8} \end{aligned}$		40	ns
Output Enable Time High Impedance to High Output, 1C to 1B	t <sub>РZН</sub>	3003	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Remaining Inputs) = Truth Table $V_{IL} = 0V$ , $V_{IH} = 5V$ , $V_{IN}(1A) = 5V$ , $R_L = 1k\Omega$ $V_{DD} = 5V$ , $V_{SS} = 0V$ Note 8		70	ns

# 2.3.2 <u>High and Low Temperatures Electrical Measurements</u>

The measurements shall be performed at  $T_{amb} = +125 (+0.5)^{\circ}C$  and  $T_{amb} = -55 (+5.0)^{\circ}C$ .

Characteristics	Symbols	MIL-STD-883	Test Conditions	Limits		Units
		Test Method	Note 1	Min	Max	
Functional Test 1	-	3014	Verify Truth Table $V_{IL} = 0V, V_{IH} = 3V$ $V_{DD} = 3V, V_{SS} = 0V$ Note 2	-	1	-
Functional Test 2	-	3014	Verify Truth Table $V_{IL} = 0V$ , $V_{IH} = 15V$ $V_{DD} = 15V$ , $V_{SS} = 0V$ Note 2	1	1	-
Quiescent Current	I <sub>DD</sub>	3005	V <sub>IL</sub> = 0V, V <sub>IH</sub> = 15V V <sub>DD</sub> = 15V, V <sub>SS</sub> = 0V Note 3 T <sub>amb</sub> = +125°C T <sub>amb</sub> = -55°C	-	1 0.1	μА
Low Level Input Current, Control Inputs C	I <sub>IL</sub>	3009	V <sub>IN</sub> (Under Test) = 0V V <sub>DD</sub> = 15V, V <sub>SS</sub> = 0V T <sub>amb</sub> = +125°C T <sub>amb</sub> = -55°C		-100 -50	nA
High Level Input Current, Control Inputs C	Іін	3010	$V_{IN}$ (Under Test) = 15V $V_{DD}$ = 15V, $V_{SS}$ = 0V $T_{amb}$ = +125°C $T_{amb}$ = -55°C	-	100 50	nA



Characteristics	Symbols			Lin	nits	Units
		Test Method	Note 1	Min	Max	
Channel OFF Leakage Current, Any Channel A to B, B to A	l <sub>OFF</sub>	-	Channel Under Test : $V_{IN} = 15V$ $V_{OUT} = 0V$ $V_{DD} = 15V$ , $V_{SS} = 0V$ $T_{amb} = +125^{\circ}C$ $T_{amb} = -55^{\circ}C$	- -	-1 -0.1	μA
Channel ON Resistance 1, Any Channel A to B, B to A	R <sub>ON1</sub>	-	$\begin{aligned} &V_{IL}=0V,\ V_{IH}=5V\\ &R_L=10k\Omega\\ &V_{DD}=5V,\ V_{SS}=0V\\ &Note\ 4\\ &T_{amb}=+125^{\circ}C\\ &T_{amb}=-55^{\circ}C \end{aligned}$	-	1300 800	Ω
Channel ON Resistance 2, Any Channel A to B, B to A	Ron2	-	$V_{IL} = 0V, V_{IH} = 15V$ $R_L = 10k\Omega$ $V_{DD} = 15V, V_{SS} = 0V$ Note 4 $T_{amb} = +125^{\circ}C$ $T_{amb} = -55^{\circ}C$	-	320 200	Ω
Low Level Input Voltage 1 (Noise Immunity) (Functional Test) Control Inputs C	V <sub>IL1</sub>	-	Verify Truth Table $R_L = 1M\Omega$ $V_{DD} = 5V$ , $V_{SS} = 0V$ Note 5	-	1.5	V
Low Level Input Voltage 2 (Noise Immunity) (Functional Test) Control Inputs C	V <sub>IL2</sub>	-		-	4	V
High Level Input Voltage 1 (Noise Immunity) (Functional Test) Control Inputs C	V <sub>IH1</sub>	-	Verify Truth Table $R_L = 1M\Omega$ $V_{DD} = 5V$ , $V_{SS} = 0V$ Note 5	3.5	-	V
High Level Input Voltage 2 (Noise Immunity) (Functional Test) Control Inputs C	V <sub>IH2</sub>	-	Verify Truth Table $R_L = 1M\Omega$ $V_{DD} = 15V$ , $V_{SS} = 0V$ Note 5	11	-	V
Threshold Voltage N-Channel	Vтнn	-	1C Input at Ground All A and B Inputs Open All Other Inputs: VIN = 5V VDD = 5V, Iss = -10µA Tamb = +125°C Tamb = -55°C	-0.3 -0.7	-3.5 -3.5	V



•	MIL-STD-883		Limits		Units	
		Test Method	Note 1	Min	Max	
Threshold Voltage P-Channel	V <sub>ТНР</sub>	-	1C Input at Ground All A and B Inputs Open All Other Inputs: V <sub>IN</sub> = -5V V <sub>SS</sub> = -5V, I <sub>DD</sub> = 10µA T <sub>amb</sub> = +125°C T <sub>amb</sub> = -55°C	0.3	3.5 3.5	V

#### 2.3.3 Notes to Electrical Measurement Tables

- 1. Unless otherwise specified all inputs and channels shall be tested for each characteristic, inputs not under test shall be  $V_{IN} = V_{SS}$  or  $V_{DD}$  and channels not under test shall be open.
- 2. Functional tests shall be performed to verify Truth Table. The maximum time to output comparator strobe = 300µs.
- 3. Quiescent Current shall be tested using the following input conditions:
  - (a) Inputs  $C = A = V_{IL}$ ; Inputs  $B = V_{IH}$
  - (b) Inputs  $C = A = B = V_{IH}$
  - (c) Inputs  $C = V_{IH}$ ; Inputs  $A = B = V_{IL}$
- 4. Channel ON Resistance shall be tested separately for each channel in both directions using the following input conditions:
  - (a) C = V<sub>IH</sub> per Truth Table to select channel under test
  - (b)  $V_{OUT}$  (B or A) = 0V through  $R_L = 10k\Omega$
  - (c)  $R_{ON1}$  shall be tested with  $V_{IN}$  (A or B) = 0.5V, 1V, 4V, 5V  $R_{ON2}$  shall be tested with  $V_{IN}$  (A or B) = 2.5V, 8.1V, 12.5V


Channel ON Resistance shall be recorded for Channel 1A to 1B and 3A to 3B at each specified  $V_{\rm IN}$ . Other channels may be tested go-no-go.

5. Performed as a functional test to verify for all channels  $V_{OUT}$  (B) meets the following limits with the specified input conditions  $V_{IN}$  (A):

Characteristic	Input Conditions	Limit	Remark
	V <sub>IN</sub> (A)	Vоит(B)	
VIL1	5V	≤ 0.1V ≤ 1V	$T_{amb}$ = +22°C, -55°C $T_{amb}$ = +125°C Channel OFF
V <sub>IL2</sub>	15V	≤ 0.1V ≤ 1V	$T_{amb}$ = +22°C, -55°C $T_{amb}$ = +125°C Channel OFF
V <sub>IH1</sub>	5V	≥ 4V	Channel ON
V <sub>IH2</sub>	15V	≥ 12.5V	Channel ON



6. Input Clamp Voltage 2 to V<sub>DD</sub>, V<sub>IC2</sub>, shall be tested on each input as follows:




- 7. Guaranteed but not tested.
- 8. For Packaged Components (Variants 01, 02, 03, 04), read and record measurements shall be performed on a sample of 32 components with 0 failures permitted.

For Die Components (Variant 10), read and record measurements shall be performed on a sample of 32 components or 100% of the Packaged Test Sublot, whichever is less, with 0 failures permitted.

The pulse generator shall have the following characteristics:


 $V_{GEN} = 0$  to  $V_{DD}$ ;  $f_{GEN} = 500 kHz$ ;  $t_r$  and  $t_f \le 15 ns$  (10% to 90%); duty cycle = 50%;  $Z_{out} = 50 \Omega$ . Output load capacitance  $C_L = 50pF \pm 5\%$  including scope probe, wiring and stray capacitance without component in the test fixture. Channel bias resistance  $R_L$  = as specified.

Propagation delay times shall be measured as follows:





#### **VOLTAGE WAVEFORMS**



# 2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.3.1, Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Limits		Units
		Drift	Abso	olute	
		Value Δ	Min	Max	
Quiescent Current	$I_{DD}$	±50	-	100	nA
Channel ON Resistance 1, 1A to 1B, 3A to 3B Note 2	R <sub>ON1</sub>	±50	-	1050	Ω



Characteristics	Symbols		Limits		Units
		Drift	Abso	olute	
		Value Δ	Min	Max	
Channel ON Resistance 2, 1A to 1B, 3A to 3B Note 2	R <sub>ON2</sub>	±15	-	240	Ω
Threshold Voltage N-Channel	V <sub>THN</sub>	±0.3	-0.7	-3	V
Threshold Voltage P-Channel	V <sub>THP</sub>	±0.3	0.7	3	V

#### **NOTES:**

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- 2. Channel ON Resistance shall be tested at each input voltage, V<sub>IN(A)</sub>, level specified in Para. 2.3.1, Room Temperature Electrical Measurements for Channel 1A to 1B and 3A to 3B only.

#### 2.5 <u>INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS</u>

Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$ °C.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.3.1, Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic where specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Limits	Units	
		Drift	Abso	olute	
		Value Δ	Min	Max	
Functional Test 1	-	-	-	-	-
Quiescent Current	I <sub>DD</sub>	±50	-	100	nA
Low Level Input Current, Control Inputs C	lιL	-	-	-50	nA
High Level Input Current, Control Inputs C	Іін	-	-	50	nA
Channel OFF Leakage Current, Any Channel A to B, B to A	loff	-	-	-100	nA
Channel ON Resistance 1 Any Channel A to B, B to A	R <sub>ON1</sub>	±50	-	1050	Ω
Channel ON Resistance 2 Any Channel A to B, B to A	R <sub>ON2</sub>	±15	-	240	Ω
Low Level Input Voltage 1, (Noise Immunity) (Functional Test) Control Inputs C	V <sub>IL1</sub>	-	-	1.5	V



Characteristics	Symbols		Limits		Units
		Drift	Abso	olute	
		Value Δ	Min	Max	
High Level Input Voltage 1, (Noise Immunity) (Functional Test) Control Inputs C	V <sub>IH1</sub>	-	3.5	-	V
Threshold Voltage N-Channel	$V_{THN}$	±0.3	-0.7	-3	V
Threshold Voltage P-Channel	V <sub>THP</sub>	±0.3	0.7	3	V

# **NOTES:**

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- 2. The drift values ( $\Delta$ ) are applicable to the Operating Life test only.

# 2.6 <u>HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS</u>

#### 2.6.1 N-Channel HTRB

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+125 (+0 -5)	°C
Outputs 1B, 2B, 3B, 4B	Vouт	Open	V
Inputs 1A, 3A, 3C, 4C	VIN	Vss	V
Inputs 1C, 2A, 2C, 4A	VIN	$V_{DD}$	V
Positive Supply Voltage	$V_{DD}$	15 (+0 -0.5)	V
Negative Supply Voltage	Vss	0	V
Duration	t	72	Hours

#### NOTES:

Input Protection Resistor =  $2k\Omega$  min to  $47k\Omega$  max.

# 2.6.2 P-Channel HTRB

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+125 (+0 -5)	°C
Outputs 1B, 2B, 3B, 4B	V <sub>OUT</sub>	Open	V
Inputs 1A, 3A, 3C, 4C	V <sub>IN</sub>	$V_{DD}$	V
Inputs 1C, 2A, 2C, 4A	Vin	Vss	V
Positive Supply Voltage	$V_{DD}$	15 (+0 -0.5)	V
Negative Supply Voltage	Vss	0	V
Duration	t	72	Hours

#### NOTES:

1. Input Protection Resistor =  $2k\Omega$  min to  $47k\Omega$  max.



# 2.7 POWER BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+125 (+0 -5)	°C
Outputs 1B, 2B, 3B, 4B	Vouт	V <sub>DD</sub> /2	V
Inputs 1C, 2C, 3C, 4C	Vin	V <sub>GEN1</sub>	V
Inputs 1A, 2A, 3A, 4A	Vin	V <sub>GEN2</sub>	V
Pulse Voltage	V <sub>GEN</sub>	0V to V <sub>DD</sub>	V
Pulse Frequency Square Wave	f <sub>GEN1</sub> f <sub>GEN2</sub>	$50k \le f \le 1M$ $f_{GEN1}/2$ $50\%$ Duty Cycle	Hz
Positive Supply Voltage	$V_{DD}$	15 (+0 -0.5)	V
Negative Supply Voltage	V <sub>SS</sub>	0	V

#### NOTES:

1. Input Protection Resistor = Output Load =  $2k\Omega$  min to  $47k\Omega$  max.

# 2.8 OPERATING LIFE CONDITIONS

The conditions shall be as specified in Para. 2.7, Power Burn-in Conditions.



# APPENDIX 'A' AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 2.1.1 Deviations from the Generic Specification:	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
Deviations from Screening Tests - Chart F3	High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Power Burn-in test is performed using STMicroelectronics Specification Ref: 0019255.
	Solderability is not applicable unless specifically stipulated in the Purchase Order.
Para. 2.1.1 Deviations from the Generic Specification:	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
Deviations from Qualification and Periodic Tests - Chart F4	Operating Life: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 2.3.1 Room Temperature Electrical Measurements	All AC characteristics (Capacitance and Timings) may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes AC characteristic measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.
Para. 2.3.2 High and Low Temperatures Electrical Measurements	High and Low Temperatures Electrical Measurements may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes High and Low Temperatures Electrical Measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.