

Page 1 of 25

## INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS ANALOGUE MULTIPLEXER/DEMULTIPLEXER (SINGLE 16-CHANNEL)

## **BASED ON TYPE 4067B**

ESCC Detail Specification No. 9408/009

Issue 5 August 2020





#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2020. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



## **DOCUMENTATION CHANGE NOTICE**

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION	
1200, 1258	Specification upissued to incorporate changes per DCR.	



## ESCC Detail Specification

PAGE 4

No. 9408/009 ISSUE 5

## TABLE OF CONTENTS

1	GENERAL	5
1.1	SCOPE	5
1.2	APPLICABLE DOCUMENTS	5
1.3	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	5
1.4	THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS	5
1.4.1	The ESCC Component Number	5
1.4.2	Component Type Variants	5
1.5	MAXIMUM RATINGS	6
1.6	HANDLING PRECAUTIONS	6
1.7	PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION	7
1.7.1	Flat Package (FP) - 24 Pin (Variants 01, 02)	7
1.7.2	Dual-in-line Package (DIP) - 24 Pin (Variants 03, 04)	8
1.7.3	Notes to Physical Dimensions and Terminal Identification	9
1.8	FUNCTIONAL DIAGRAM	10
1.9	PIN ASSIGNMENT	11
1.10	TRUTH TABLE	11
1.11	INPUT PROTECTION NETWORK	12
2	REQUIREMENTS	12
2.1	GENERAL	12
2.1.1	Deviations from the Generic Specification	12
2.2	MARKING	13
2.3	ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES	13
2.3.1	Room Temperature Electrical Measurements	13
2.3.2	High and Low Temperatures Electrical Measurements	16
2.3.3	Notes to Electrical Measurement Tables	18
2.4	PARAMETER DRIFT VALUES	21
2.5	INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS	22
2.6	HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS	23
2.6.1	N-Channel HTRB	23
2.6.2	P-Channel HTRB	24
2.7	POWER BURN-IN CONDITIONS	24
2.8	OPERATING LIFE CONDITIONS	24
APPENI	DIX 'A'	25



#### 1 **GENERAL**

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

#### 1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics

#### 1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

#### 1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

#### 1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows:

Example: 940800901

Detail Specification Reference: 9408009

• Component Type Variant Number: 01 (as required)

#### 1.4.2 <u>Component Type Variants</u>

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Terminal Material and Finish	Weight max g
01	4067B	FP	G2	1.7
02	4067B	FP	G4	1.7
03	4067B	DIP	G2	5.2
04	4067B	DIP	G4	5.2

The terminal material and finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.



#### 1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	$V_{DD}$	-0.5 to 18	V	Note 1
Input Voltage	Vin	-0.5 to V <sub>DD</sub> +0.5	V	Notes 1, 2 Power on
Input Current	I <sub>IN</sub>	±10	mA	-
Device Power Dissipation (Continuous)	P <sub>D</sub>	200	mW	-
Power Dissipation per Output	P <sub>DSO</sub>	100	mW	-
Operating Temperature Range	Top	-55 to +125	°C	T <sub>amb</sub>
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	-
Soldering Temperature	T <sub>sol</sub>	+265	°C	Note 3

#### **NOTES:**

- Device is functional for 3V ≤ V<sub>DD</sub> ≤ 15V with reference to V<sub>SS</sub>.
- 2. To avoid draining  $V_{DD}$  supply current into the ON Channel when current flows from CHn to COM the voltage drop across the ON Channel shall not exceed 0.4V.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.

#### 1.6 HANDLING PRECAUTIONS


These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 1 per ESCC Basic Specification No. 23800 with a minimum Critical Path Failure Voltage of 400 Volts.



# 1.7 <u>PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION</u> Consolidated Notes are given in Para. 1.7.3.

## 1.7.1 Flat Package (FP) - 24 Pin (Variants 01, 02)




Symbols	Dimensi	Notes	
Symbols	Min	Max	Notes
А	10.7	11.3	
В	15.3	15.7	
С	1.45	1.9	
D	0.23	0.3	5
E	13.84	14.1	
F	1.22	1.32	3, 6
G	0.45	0.55	5
Н	7.25	8.25	5
L	25	28	
М	0.45	0.55	



No.	9408/009
I VO.	3700/003

Cymbala	Dimensi	ons mm	Notes
Symbols	Min	Max	Notes
N	7 TYPICAL		

## 1.7.2 <u>Dual-in-line Package (DIP) - 24 Pin (Variants 03, 04)</u>



Complete alla	Dimensi	Notes	
Symbols	Min	Max	Notes
А	1.931	2.387	
a1	1.016	1.524	2
a2	0.274	0.34	
В	1.274 T	YPICAL	5
b1	0.407	0.507	5
b2	0.229	0.304	5
С	2.205	2.727	
D	30.176	30.784	
E	14.986	15.494	
е	2.413	2.667	4
e3	27.813	28.067	




O. makada	Dimensi	Natas	
Symbols	Min	Max	Notes
F	14.859	15.367	
L	3	3.8	
К	12.6	13	
k1	12.6	13	

#### 1.7.3 <u>Notes to Physical Dimensions and Terminal Identification</u>

- 1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown.
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 5. All terminals.
- 22 spaces.



## 1.8 <u>FUNCTIONAL DIAGRAM</u>



## NOTES:

1. The package lid for all packages is not connected to any terminal.



#### THE CONTRACTOR OF THE CONTRACT

## 1.9 <u>PIN ASSIGNMENT</u>

Pin	Function	Pin	Function
1	COM Output/Input (Common)	13	D Input (Select)
2	CH7 Input/Output (Channel)	14	C Input (Select)
3	CH6 Input/Output (Channel)	15	INH Input (Inhibit)
4	CH5 Input/Output (Channel)	16	CH15 Input/Output (Channel)
5	CH4 Input/Output (Channel)	17	CH14 Input/Output (Channel)
6	CH3 Input/Output (Channel)	18	CH13 Input/Output (Channel)
7	CH2 Input/Output (Channel)	19	CH12 Input/Output (Channel)
8	CH1 Input/Output (Channel)	20	CH11 Input/Output (Channel)
9	CH0 Input/Output (Channel)	21	CH10 Input/Output (Channel)
10	A Input (Select)	22	CH9 Input/Output (Channel)
11	B Input (Select)	23	CH8 Input/Output (Channel)
12	Vss	24	V <sub>DD</sub>

## 1.10 TRUTH TABLE

1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.

CONTROL INPUTS					ON CHANNEL
INH		SEL	ECT		
	D	С	В	Α	
L	L	L	L	L	0 (CH0 to COM, COM to CH0)
L	L	L	L	Н	1 (CH1 to COM, COM to CH1)
L	L	L	Н	L	2 (CH2 to COM, COM to CH2)
L	L	L	Н	Н	3 (CH3 to COM, COM to CH3)
L	L	Н	L	L	4 (CH4 to COM, COM to CH4)
L	L	Н	L	Н	5 (CH5 to COM, COM to CH5)
L	L	Н	Н	L	6 (CH6 to COM, COM to CH6)
L	L	Н	Н	Н	7 (CH7 to COM, COM to CH7)
L	Н	L	L	L	8 (CH8 to COM, COM to CH8)
L	Н	L	L	Н	9 (CH9 to COM, COM to CH9)
L	Н	L	Н	L	10 (CH10 to COM, COM to CH10)
L	Н	L	Н	Н	11 (CH11 to COM, COM to CH11)
L	Н	Н	L	L	12 (CH12 to COM, COM to CH12)
L	Н	Н	L	Н	13 (CH13 to COM, COM to CH13)




CONTROL INPUTS	ON CHANNEL
SELECT	

	CON	I KOL IIVI	-013		ON CHANNEL
INH		SEL	ECT		
	D	С	В	Α	
L	Ι	Η	Н	L	14 (CH14 to COM, COM to CH14)
L	Ι	Η	Н	Н	15 (CH15 to COM, COM to CH15)
Н	Х	Х	Х	X	NONE (High Impedance)

## 1.11 <u>INPUT PROTECTION NETWORK</u>





## 2 **REQUIREMENTS**

#### 2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

#### 2.1.1 <u>Deviations from the Generic Specification</u> None.



#### 2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) Terminal identification (see Para. 1.7).
- (b) The ESCC qualified components symbol (for ESCC qualified components only).
- (c) The ESCC Component Number (see Para. 1.4.1).
- (d) Traceability information.

#### 2.3 ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES

Electrical measurements shall be performed at room, high and low temperatures. Consolidated Notes are given in Para. 2.3.3.

#### 2.3.1 Room Temperature Electrical Measurements

The measurements shall be performed at  $T_{amb} = +22 \pm 3^{\circ}C$ .

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Functional Test 1	-	3014	Verify Truth Table $V_{IL} = 0V$ , $V_{IH} = 3V$ $V_{DD} = 3V$ , $V_{SS} = 0V$ Note 2	-	-	-
Functional Test 2	-	3014	Verify Truth Table $V_{IL} = 0V, V_{IH} = 15V$ $V_{DD} = 15V,$ $V_{SS} = 0V$ Note 2	-	-	-
Quiescent Current	I <sub>DD</sub>	3005	$V_{IL} = 0V, V_{IH} = 15V$ $V_{DD} = 15V,$ $V_{SS} = 0V$ Note 3	-	500	nA
Low Level Input Current, Control Inputs	I⊫	3009	V <sub>IN</sub> (Under Test) = 0V V <sub>DD</sub> = 15V, V <sub>SS</sub> = 0V	-	-50	nA
High Level Input Current, Control Inputs	Іін	3010	V <sub>IN</sub> (Under Test) = 15V V <sub>DD</sub> = 15V, V <sub>SS</sub> = 0V	-	50	nA
Channel OFF Leakage Current 1, Any Channel CHn	loff1	-	Channel Under Test VIN (CH) = 15V VIN (COM) = 0V All other Channels Open VDD = 15V, VSS = 0V	-	-100	nA



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Channel OFF Leakage Current 2, Any Channel CHn	I <sub>OFF2</sub>	-	Channel Under Test  V <sub>IN</sub> (CH) = 0V  V <sub>IN</sub> (COM) = 15V  All other Channels  Open  V <sub>DD</sub> = 15V,  V <sub>SS</sub> = 0V	-	100	nA
Channel OFF Leakage Current 3, All Channels Tested Together	l <sub>OFF3</sub>	1	$V_{IN}$ (CH) = 0V $V_{IN}$ (COM) = 15V $V_{DD}$ = 15V, $V_{SS}$ = 0V	-	100	nA
Channel OFF Leakage Current 4, All Channels Tested Together	loff4	1	V <sub>IN</sub> (CH) = 15V V <sub>IN</sub> (COM) = 0V V <sub>DD</sub> = 15V, V <sub>SS</sub> = 0V	-	-100	nA
Channel ON Resistance 1	Ron1	-	$\begin{aligned} &V_{IL}=0V,\ V_{IH}=5V\\ &R_L=10k\Omega\\ &V_{DD}=5V,\ V_{SS}=0V\\ &Note\ 4 \end{aligned}$	-	1050	Ω
Channel ON Resistance 2	R <sub>ON2</sub>	-	$\begin{aligned} &V_{IL}=0V,\ V_{IH}=15V\\ &R_L=10k\Omega\\ &V_{DD}=15V,\\ &V_{SS}=0V\\ &Note\ 4 \end{aligned}$	-	240	Ω
Low Level Input Voltage 1 (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	Verify Truth Table V <sub>DD</sub> = 5V, V <sub>SS</sub> = 0V Note 5	-	1.5	V
Low Level Input Voltage 2 (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	Verify Truth Table V <sub>DD</sub> = 15V, V <sub>SS</sub> = 0V Note 5	-	4	V
High Level Input Voltage 1 (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	Verify Truth Table V <sub>DD</sub> = 5V, V <sub>SS</sub> = 0V Note 5	3.5	-	\ \
High Level Input Voltage 2 (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-	Verify Truth Table $V_{DD} = 15V$ , $V_{SS} = 0V$ Note 5	11	-	V
Threshold Voltage N-Channel	V <sub>THN</sub>	-	INH Input at Ground All Other Inputs: V <sub>IN</sub> = 5V V <sub>DD</sub> = 5V, I <sub>SS</sub> = -10µA	-0.7	-3	V
Threshold Voltage P-Channel	V <sub>THP</sub>	-	INH Input at Ground All Other Inputs: V <sub>IN</sub> = -5V V <sub>SS</sub> = -5V, I <sub>DD</sub> = 10µA	0.7	3	V



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Input Clamp Voltage 1, to V <sub>SS</sub> , Control Inputs	V <sub>IC1</sub>	-	$I_{IN}$ (Under Test) = -100 $\mu$ A $V_{DD}$ = Open, $V_{SS}$ = 0V All Other Pins Open	-	-2	V
Input Clamp Voltage 2, to V <sub>DD</sub> , Control Inputs	V <sub>IC2</sub>	-	$V_{IN}$ (Under Test) = 6V R = 30k $\Omega$ , $V_{SS}$ = Open All Other Pins Open Note 6	3	-	V
Input Capacitance, Control Inputs	Cin	3012	$V_{IN}$ (Not Under Test) = 0V $V_{DD} = V_{SS} = 0V$ f = 100kHz to 1MHz Note 7	-	7.5	pF
Channel Capacitance, CHn	Ссн	3012	$V_{IN}$ (Not Under Test) = 0V $V_{DD} = V_{SS} = 0V$ f = 100kHz to 1MHz Note 7	-	7.5	pF
Channel Capacitance, COM	Ссом	3012	V <sub>IN</sub> (Not Under Test) = 0V V <sub>DD</sub> = V <sub>SS</sub> = 0V f = 100kHz to 1MHz Note 7	-	120	pF
Propagation Delay Low to High, CH0 to COM	tрLH	3003	$V_{IN}(CH)$ = Pulse Generator $V_{IN}$ (Remaining Inputs) = Truth Table $V_{IL}$ = 0V, $V_{IH}$ = 5V, $R_L$ = 200k $\Omega$ $V_{DD}$ = 5V, $V_{SS}$ = 0V Note 8	-	60	ns
Propagation Delay High to Low, CH0 to COM	tрнL	3003	$V_{IN}(CH)$ = Pulse Generator $V_{IN}$ (Remaining Inputs) = Truth Table $V_{IL}$ = 0V, $V_{IH}$ = 5V, $R_L$ = 200k $\Omega$ $V_{DD}$ = 5V, $V_{SS}$ = 0V Note 8	-	60	ns
Output Enable Time High Impedance to High Output 1, A to COM	t <sub>РZН1</sub>	3003	$V_{IN}(A)$ = Pulse Generator $V_{IN}$ (Remaining Inputs) = Truth Table $V_{IL}$ = 0V, $V_{IH}$ = 5V $V_{IN}(CH)$ = 5V and Open $R_L$ = 10k $\Omega$ $V_{DD}$ = 5V, $V_{SS}$ = 0V Note 8	-	650	ns



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Output Disable Time High Output to High Impedance 1, A to COM	t <sub>PHZ1</sub>	3003	$\begin{split} &V_{\text{IN}}(A) = \text{Pulse} \\ &\text{Generator} \\ &V_{\text{IN}} \text{ (Remaining Inputs)} \\ &= \text{Truth Table} \\ &V_{\text{IL}} = 0\text{V, } V_{\text{IH}} = 5\text{V} \\ &V_{\text{IN}}(\text{CH}) = 5\text{V and Open} \\ &R_{\text{L}} = 300\Omega \\ &V_{\text{DD}} = 5\text{V, } V_{\text{SS}} = 0\text{V} \\ &\text{Note 8} \end{split}$	٠	440	ns
Output Enable Time High Impedance to High Output 2, INH to COM	t <sub>PZH2</sub>	3003	$V_{IN}(INH) = Pulse$ Generator $V_{IN}$ (Remaining Inputs) = Truth Table $V_{IL} = 0V, V_{IH} = 5V,$ $V_{IN}(CH) = 5V,$ $R_L = 10k\Omega$ $V_{DD} = 5V, V_{SS} = 0V$ Note 8	-	650	ns
Output Disable Time High Output to High Impedance 2, INH to COM	t <sub>PHZ2</sub>	3003	$\begin{split} &V_{\text{IN}}(\text{INH}) = \text{Pulse} \\ &\text{Generator} \\ &V_{\text{IN}} \text{ (Remaining Inputs)} \\ &= \text{Truth Table} \\ &V_{\text{IL}} = 0\text{V}, \text{ V}_{\text{IH}} = 5\text{V}, \\ &V_{\text{IN}}(\text{CH}) = 5\text{V}, \\ &R_{\text{L}} = 300\Omega \\ &V_{\text{DD}} = 5\text{V}, \text{ V}_{\text{SS}} = 0\text{V} \\ &\text{Note 8} \end{split}$	-	440	ns

## 2.3.2 <u>High and Low Temperatures Electrical Measurements</u>

The measurements shall be performed at  $T_{amb} = +125 (+0.5)^{\circ}C$  and  $T_{amb} = -55 (+5.0)^{\circ}C$ .

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Functional Test 1	-	3014	Verify Truth Table $V_{IL} = 0V$ , $V_{IH} = 3V$ $V_{DD} = 3V$ , $V_{SS} = 0V$ Note 2	-	-	-
Functional Test 2	-	3014	Verify Truth Table $V_{IL} = 0V$ , $V_{IH} = 15V$ $V_{DD} = 15V$ , $V_{SS} = 0V$ Note 2	-	-	-
Quiescent Current	Іоо	3005	$V_{IL} = 0V, V_{IH} = 15V$ $V_{DD} = 15V,$ $V_{SS} = 0V$ Note 3 $T_{amb} = +125^{\circ}C$ $T_{amb} = -55^{\circ}C$		15 0.5	μА



Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Low Level Input Current, Control Inputs	I <sub>IL</sub>	3009	$V_{IN}$ (Under Test) = 0V $V_{DD}$ = 15V, $V_{SS}$ = 0V $T_{amb}$ = +125°C $T_{amb}$ = -55°C	-	-100 -50	nA
High Level Input Current, Control Inputs	Іін	3010	$V_{IN}$ (Under Test) = 15V $V_{DD}$ = 15V, $V_{SS}$ = 0V $T_{amb}$ = +125°C $T_{amb}$ = -55°C	-	100 50	nA
Channel OFF Leakage Current 1, Any Channel CHn	loff1	-	Channel Under Test VIN (CH) = 15V VIN (COM) = 0V All other Channels Open VDD = 15V, VSS = 0V Tamb = +125°C Tamb = -55°C	- -	-1 -0.1	μА
Channel OFF Leakage Current 2, Any Channel CHn	loff2	-	Channel Under Test VIN (CH) = 0V VIN (COM) = 15V All other Channels Open VDD = 15V, Vss = 0V Tamb = +125°C Tamb = -55°C	-	1 0.1	μA
Channel OFF Leakage Current 3, All Channels Tested Together	loff3	-	V <sub>IN</sub> (CH) = 0V V <sub>IN</sub> (COM) = 15V V <sub>DD</sub> = 15V, V <sub>SS</sub> = 0V T <sub>amb</sub> = +125°C T <sub>amb</sub> = -55°C	- -	1 0.1	μА
Channel OFF Leakage Current 4, All Channel Tested Together	loff4	-	V <sub>IN</sub> (CH) = 15V V <sub>IN</sub> (COM) = 0V V <sub>DD</sub> = 15V, V <sub>SS</sub> = 0V T <sub>amb</sub> = +125°C T <sub>amb</sub> = -55°C	<u>-</u>	-1 -0.1	μА
Channel ON Resistance 1	Ron1	-	$\begin{split} &V_{IL}=0V,V_{IH}=5V\\ &R_L=10k\Omega\\ &V_{DD}=5V,V_{SS}=0V\\ &Note4\\ &T_{amb}=+125^{\circ}C\\ &T_{amb}=-55^{\circ}C \end{split}$	- -	1300 800	Ω



ISSUE 5 No. 9408/009

Characteristics	Symbols	MIL-STD-883	Test Conditions	Lin	nits	Units
		Test Method	Note 1	Min	Max	
Channel ON Resistance 2	R <sub>ON2</sub>	-	$\begin{aligned} &V_{IL}=0V,V_{IH}=15V\\ &R_L=10k\Omega\\ &V_{DD}=15V,\\ &V_{SS}=0V\\ &Note4\\ &T_{amb}=+125^{\circ}C\\ &T_{amb}=-55^{\circ}C \end{aligned}$	-	320 200	Ω
Low Level Input Voltage 1 (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	Verify Truth Table V <sub>DD</sub> = 5V, V <sub>SS</sub> = 0V Note 5	-	1.5	V
Low Level Input Voltage 2 (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	Verify Truth Table V <sub>DD</sub> = 15V, V <sub>SS</sub> = 0V Note 5	-	4	V
High Level Input Voltage 1 (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	Verify Truth Table V <sub>DD</sub> = 5V, V <sub>SS</sub> = 0V Note 5	3.5	-	V
High Level Input Voltage 2 (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-	Verify Truth Table VDD = 15V, VSS = 0V Note 5	11	-	V
Threshold Voltage N-Channel	V <sub>THN</sub>	-	INH Input at Ground All Other Inputs:  VIN = 5V  VDD = 5V, Iss = -10µA  Tamb = +125°C  Tamb = -55°C	-0.3 -0.7	-3.5 -3.5	V
Threshold Voltage P-Channel	V <sub>THP</sub>	-	INH Input at Ground All Other Inputs: VIN = -5V VSS = -5V, IDD = 10µA Tamb = +125°C Tamb = -55°C	0.3 0.7	3.5 3.5	V

#### 2.3.3 Notes to Electrical Measurement Tables

- Unless otherwise specified all inputs and outputs shall be tested for each characteristic, inputs not under test shall be  $V_{IN} = V_{SS}$  or  $V_{DD}$  and outputs not under test shall be open.
- 2. Functional tests shall be performed to verify Truth Table. The maximum time to output comparator strobe = 300µs.



3. Quiescent Current shall be tested using the following input conditions where  $1 = V_{IH}$  and  $0 = V_{IL}$ :

I <sub>DD</sub>	INPUT CONDITIONS																					
TEST	INH	Α	В	С	D	COM	CH0	CH1	CH2	CH3	CH4	CH5	CH6	CH7	CH8	СН9	CH10	CH11	CH12	CH13	CH14	CH15
(a)	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
(b)	0	1	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
(c)	0	0	1	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
(d)	0	1	1	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
(e)	0	0	0	1	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
(f)	0	1	0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
(g)	0	0	1	1	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
(h)	0	1	1	1	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
(i)	0	0	0	0	1	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
(j)	0	1	0	0	1	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
(k)	0	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
(l)	0	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
(m)	0	0	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
(n)	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
(0)	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
(p)	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
(p)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


- 4. Channel ON Resistance shall be tested for each channel in both directions using the following input conditions:
  - (a) INH = V<sub>IL</sub>
  - (b) A, B, C, D =  $V_{IL}$  or  $V_{IH}$  per Truth Table to select channel under test
  - (c)  $I_{IN}$  (CHn or COM) =  $100\mu$ A
  - (d)  $R_{ON1}$  shall be tested with  $V_{IN}$  (CHn or COM) = 1.5V, 1.9V, 2.3V, 2.7V, 3.3V, 3.7V, 4.1V  $R_{ON2}$  shall be tested with  $V_{IN}$  (CHn or COM) = 1.5V, 1.9V, 2.3V, 2.7V, 13.3V, 13.7V, 14.1V, 14.5V

Channel ON Resistance shall be recorded for Channel 4 (CH4 to COM, COM to CH4) at each specified V<sub>IN</sub>. Other channels may be tested go-no-go.

5. Performed as a functional test to verify for all OFF channels  $I_{OFF} < 2\mu A$  with  $V_{IN}$  (CH) =  $V_{DD}$  through  $1k\Omega$ , COM output load resistance  $R_L = 1k\Omega \pm 5\%$ .



6. Input Clamp Voltage 2 to V<sub>DD</sub>, V<sub>IC2</sub>, shall be tested on each input as follows:





- 7. Guaranteed but not tested.
- 8. Read and record measurements shall be performed on a sample of 32 components with 0 failures permitted.

The pulse generator shall have the following characteristics:

 $V_{GEN} = 0$  to  $V_{DD}$ ;  $f_{GEN} = 500kHz$ ;  $t_r$  and  $t_f \le 15ns$  (10% to 90%); duty cycle = 50%;  $Z_{out} = 50\Omega$ . Output load capacitance  $C_L = 50pF \pm 5\%$  including scope probe, wiring and stray capacitance without component in the test fixture, and output load resistance  $R_L = 1k\Omega \pm 5\%$ . Channel bias resistance  $R_L$  = as specified.

Propagation delay times shall be measured as follows:





## 2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$ °C.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.3.1, Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

**ISSUE 5** 



Characteristics	Symbols		Units		
		Drift	Abso		
		Value Δ	Min	Max	
Quiescent Current	I <sub>DD</sub>	±75	-	500	nA
Channel ON Resistance 1, CH4 to COM, COM to CH4 Note 2	R <sub>ON1</sub>	±50	-	1050	Ω
Channel ON Resistance 2, CH4 to COM, COM to CH4 Note 2	R <sub>ON2</sub>	±15	-	240	Ω
Threshold Voltage N-Channel	V <sub>THN</sub>	±0.3	-0.7	-3	V
Threshold Voltage P-Channel	V <sub>THP</sub>	±0.3	0.7	3	V

#### **NOTES:**

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- 2. Channel ON Resistance shall be tested at each input voltage level specified in Para. 2.3.1, Room Temperature Electrical Measurements in both directions for CH4 to COM only.

## 2.5 <u>INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS</u>

Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$ °C.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.3.1, Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic where specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Limits		Units
		Drift	Abso		
		Value Δ	Min	Max	
Functional Test 1	•	ı	ı	ı	-
Quiescent Current	$I_{DD}$	±75	-	500	nA
Low Level Input Current, Control Inputs	lιL	-	-	-50	nA
High Level Input Current, Control Inputs	Іін	-	-	50	nA
Channel OFF Leakage Current 1, Any Channel CHn	loff1	-	-	-100	nA
Channel OFF Leakage Current 3, All Channels Tested Together	I <sub>OFF3</sub>	-	-	100	nA
Channel ON Resistance 1	R <sub>ON1</sub>	±50	-	1050	Ω
Channel ON Resistance 2	R <sub>ON2</sub>	±15	-	240	Ω



Characteristics	Symbols		Units		
		Drift	Abso	olute	
		Value Δ	Min	Max	
Low Level Input Voltage 1, (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	-	1.5	V
High Level Input Voltage 1, (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	3.5	-	V
Threshold Voltage N-Channel	V <sub>THN</sub>	±0.3	-0.7	-3	V
Threshold Voltage P-Channel	V <sub>THP</sub>	±0.3	0.7	3	V

## **NOTES:**

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- 2. The drift values ( $\Delta$ ) are applicable to the Operating Life test only.

## 2.6 <u>HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS</u>

## 2.6.1 N-Channel HTRB

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+125 (+0 -5)	°C
Output COM	Vouт	Vss	V
Inputs CHn	V <sub>IN</sub>	$V_{DD}$	V
Inputs INH, A, B, C, D	Vin	$V_{DD}$	V
Positive Supply Voltage	$V_{DD}$	15 (+0 -0.5)	V
Negative Supply Voltage	Vss	0	V
Duration	t	72	Hours

## NOTES:

Input Protection Resistor = Output Load =  $2k\Omega$  min to  $47k\Omega$  max.



## 2.6.2 P-Channel HTRB

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+125 (+0 -5)	°C
Output COM	Vout	Vss	V
Inputs CHn	V <sub>IN</sub>	$V_{SS}$	V
Inputs INH, A, B, C, D	Vin	Vss	V
Positive Supply Voltage	$V_{DD}$	15 (+0 -0.5)	V
Negative Supply Voltage	Vss	0	V
Duration	t	72	Hours

#### **NOTES:**

Input Protection Resistor = Output Load =  $2k\Omega$  min to  $47k\Omega$  max.

## 2.7 POWER BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+125 (+0 -5)	°C
Output COM	V <sub>OUT</sub>	V <sub>SS</sub>	V
Inputs CHn	Vin	$V_{DD}$	V
Input A	Vin	V <sub>GEN1</sub>	V
Input B	Vin	V <sub>GEN2</sub>	V
Input C	Vin	V <sub>GEN3</sub>	V
Input D	Vin	V <sub>GEN4</sub>	V
Input INH	Vin	V <sub>GEN5</sub>	V
Pulse Voltage	$V_{GEN}$	0V to V <sub>DD</sub>	V
Pulse Frequency Square Wave	fgen1 fgen2 fgen3 fgen4 fgen5	500k 250k 125k 62.5k 31.25k 50% Duty Cycle	Hz
Positive Supply Voltage	V <sub>DD</sub>	15 (+0 -0.5)	V
Negative Supply Voltage	Vss	0	V

#### NOTES:

Input Protection Resistor = Output Load =  $2k\Omega$  min to  $47k\Omega$  max.

## 2.8 OPERATING LIFE CONDITIONS

The conditions shall be as specified in Para. 2.7, Power Burn-in Conditions.



# APPENDIX 'A' AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 2.1.1 Deviations from the Generic Specification: Deviations from Screening Tests - Chart F3	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
	High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Power Burn-in test is performed using STMicroelectronics Specification Ref: 0019255.
	Solderability is not applicable unless specifically stipulated in the Purchase Order.
Para. 2.1.1 Deviations from the Generic Specification: Deviations from Qualification and Periodic Tests - Chart F4	External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).
	Operating Life: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 2.3.1 Room Temperature Electrical Measurements	All AC characteristics (Capacitance and Timings) may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes AC characteristic measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.
Para. 2.3.2 High and Low Temperatures Electrical Measurements	High and Low Temperatures Electrical Measurements may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes High and Low Temperatures Electrical Measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the Purchase Order.