



**TRANSISTORS, POWER, MOSFET, N-CHANNEL,
RAD-HARD**

BASED ON TYPE STRHMF16N20

ESCC Detail Specification No. 5205/034

Issue 1	March 2023
---------	------------



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2023. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



DOCUMENTATION CHANGE NOTICE

(Refer to <https://escies.org> for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION

TABLE OF CONTENTS

1	GENERAL	5
1.1	SCOPE	5
1.2	APPLICABLE DOCUMENTS	5
1.3	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	5
1.4	THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS	5
1.4.1	The ESCC Component Number	5
1.4.2	Component Type Variants	5
1.5	MAXIMUM RATINGS	6
1.6	HANDLING PRECAUTIONS	7
1.7	PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION	8
1.8	FUNCTIONAL DIAGRAM	9
1.9	MATERIALS AND FINISHES	9
2	REQUIREMENTS	9
2.1	GENERAL	9
2.1.1	Deviations from the Generic Specification	9
2.1.1.1	Deviations from Screening Tests - Chart F3	9
2.2	WAFER LOT ACCEPTANCE	9
2.3	MARKING	10
2.4	ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES	10
2.4.1	Room Temperature Electrical Measurements	10
2.4.2	High and Low Temperatures Electrical Measurements	11
2.4.3	Notes to Room, High and Low Temperature Electrical Measurements	11
2.5	PARAMETER DRIFT VALUES	12
2.6	INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS	12
2.7	HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS	13
2.8	HIGH TEMPERATURE FORWARD BIAS BURN-IN CONDITIONS	13
2.9	OPERATING LIFE CONDITIONS	13
2.10	TOTAL DOSE RADIATION TESTING	14
2.10.1	Bias Conditions and Total Dose Level for Total Dose Radiation Testing	14
2.10.2	Electrical Measurements for Total Dose Radiation Testing	14
	APPENDIX A	15

1 GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. [5000](#)
- (b) [MIL-STD-750](#), Test Methods and Procedures for Semiconductor Devices

1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. [21300](#) shall apply.

1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows:

Example: 520503401R

- Detail Specification Reference: 5205034
- Component Type Variant Number: 01 (as required)
- Total Dose Radiation Level Letter: R (as required)

1.4.2 Component Type Variants

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Terminal Material and Finish	Weight max g	Total Dose Radiation Level Letter
01	STRHMF16N20SG	SMD.5	Q14	2	R [100krad(Si)]
02	STRHMF16N20ST	SMD.5	Q4	2	R [100krad(Si)]

The terminal material and finish shall be in accordance with the requirements of ESCC Basic Specification No. [23500](#).

Total dose radiation level letters are defined in ESCC Basic Specification No. [22900](#). If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.

1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Unit	Remarks
Drain-Source Voltage	V _{DS}	200	V	Over T _{op} , V _{GS} =0V Note 2
Gate-Source Voltage	V _{GS}	+20 / -16	V	Over T _{op}
Drain Current	I _{DS}	16	A	Continuous At T _{case} ≤ +25 °C Note 1
		10	A	Continuous At T _{case} > +100 °C Note 1
Drain Current (Pulsed)	I _{DM}	64	A	Note 2
Power Dissipation	P _{tot}	66	W	At T _{case} ≤ +25 °C Note 1
Operating Temperature Range	T _{op}	-55 to +150	°C	Note 3
Junction Temperature	T _j	+150	°C	
Storage Temperature Range	T _{stg}	-55 to +150	°C	Note 3
Soldering Temperature	T _{sol}	+260	°C	Note 4
Thermal Resistance, Junction-to-Heat Sink	R _{th(j-s)}	1.53	°C/W	Note 5
Thermal Resistance, Junction-to-Ambient	R _{th(j-a)}	50	°C/W	Note 2

NOTES:

- I_{DS} and P_{tot} ratings are in accordance with R_{th(j-s)}. The maximum theoretical I_D limit at T_{case} > +25°C can be obtained by using the following formula (I_D is limited by the package and device construction):


$$I_D = \sqrt{\frac{T_j(\text{max}) - T_{\text{case}}}{(R_{th(j-s)}) \times (r_{DS(on)} \text{ at } T_j(\text{max}))}}$$

where (r_{DS(on)} at T_j(max)) = 75mΩ.

For T_{case} > +25°C, the power dissipation derates linearly to 0W at T_{case} = +150°C.

2. Safe Operating Area applies as follows:

Maximum Safe Operating Area



3. For Variants with hot solder dip lead finish all testing and any handling performed at $T_{amb} > +125^{\circ}\text{C}$ shall be carried out in a 100% inert atmosphere.
4. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
5. Package is mounted on an infinite heatsink.


1.6 HANDLING PRECAUTIONS

These components are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, shipment and any handling.

These components are categorised as Class 2 per ESCC Basic Specification No. [23800](#) with a Minimum Critical Path Failure Voltage of 2000 Volts.

1.7 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION

Surface Mount Package (SMD.5) – 3 terminal




Symbols	Dimensions mm		Notes
	Min	Max	
A	2.84	3.15	
A1	0.25	0.51	
b	7.13	7.39	
b1	5.58	5.84	
b2	2.28	2.54	2
b3	2.92	3.18	2
D	10.03	10.28	
D1	0.76	-	2
E	7.39	7.64	
e	1.91 BSC		2

NOTES:

1. The terminal identification is specified by the component's geometry. See Para. 1.8 Functional Diagram for the terminal connections.
2. 2 places.

1.8 FUNCTIONAL DIAGRAM

Terminal 1: Gate
Terminal 2: Source
Terminal 3: Drain



NOTES:

1. The lid is not connected to any terminal.

1.9 MATERIALS AND FINISHES

Materials and finishes shall be as follows:

- (a) Case
The case shall be hermetically sealed and have a ceramic body with a kovar lid.
- (b) Terminals
As specified in Para. 1.4.2.

2 REQUIREMENTS

2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

2.1.1 Deviations from the Generic Specification

2.1.1.1 *Deviations from Screening Tests - Chart F3*

- (a) Verification of Safe Operating Area
The Safe Operating Area shall be verified by performing the ΔV_{SD} test specified in Para. 2.4.1 Room Temperature Electrical Measurements (Thermal Resistance, Junction-to-Heat Sink).
- (b) A High Temperature Forward Bias test shall be performed instead of Power Burn-in.

2.2 WAFER LOT ACCEPTANCE

A SEM inspection shall be performed as specified in the ESCC Generic Specification.

2.3 **MARKING**

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) The ESCC Qualified Component symbol (for ESCC qualified components only).
- (b) The ESCC Component Number (see Para. 1.4.1).
- (c) Traceability information.

2.4 **ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES**

Electrical measurements shall be performed at room, high and low temperatures. Consolidated notes are given in Para. 2.4.3.

2.4.1 **Room Temperature Electrical Measurements**

Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3^{\circ}C$.

Characteristics	Symbols	MIL-STD-750 Test Method	Test Conditions	Limits		Units
				Min	Max	
Drain-to-Source Breakdown Voltage	$V_{(BR)DSS}$	3407	$V_{GS} = 0V, I_D = 1mA$ Bias condition C	200	-	V
Gate-to-Source Leakage Current 1	I_{GSS1}	3411	$V_{GS} = 20V, V_{DS} = 0V$ Bias condition C	-	100	nA
Gate-to-Source Leakage Current 2	I_{GSS2}	3411	$V_{GS} = -16V, V_{DS} = 0V$ Bias condition C	-100	-	nA
Drain Current	I_{DSS}	3413	$V_{DS} = 160V, V_{GS} = 0V$ Bias condition C	-	10	μA
Gate-to-Source Threshold Voltage	$V_{GS(th)}$	3403	$V_{DS} \geq V_{GS}$ $I_D = 1mA$	2	4.5	V
Static Drain-to- Source On Resistance	$r_{DS(on)}$	3421	$V_{GS} = 12V, I_D = 16A$ Note 1	-	90	m Ω
Source-to-Drain Diode Forward Voltage	V_{SD}	4011	$V_{GS} = 0V, I_{SD} = 16A$ Note 1	-	1.2	V
Thermal Resistance, Junction-to-Heat Sink	$R_{th(j-s)}$	3161	Note 2	-	1.53	$^{\circ}C/W$
Input Capacitance	C_{iss}	3431	$V_{GS} = 0V, V_{DS} = 25V$ $f = 1MHz$	-	5200	pF
Output Capacitance	C_{oss}	3453		-	120	pF
Reverse Transfer Capacitance	C_{rss}	3433		-	2	pF
Total Gate Charge	Q_g	3471	$V_{GS} = 10V,$ $V_{DS} = 160V$ $I_D = 16A$	-	78	nC
Gate-to-Source Charge	Q_{gs}			-	34	nC
Gate-to-Drain Charge	Q_{gd}			-	6.1	nC

Characteristics	Symbols	MIL-STD-750 Test Method	Test Conditions	Limits		Units
				Min	Max	
Turn-on Delay Time	$t_{d(on)}$	3472	$V_{GS} = 12V,$ $V_{DS} = 100V$ $I_D = 8A, R_G = 4.7\Omega$	-	20	ns
Rise Time	t_r			-	7	ns
Turn-off Delay Time	$t_{d(off)}$			-	345	ns
Fall Time	t_f			-	113	ns
Reverse Recovery Time	t_{rr}	3473	$V_{DS} = 100V, I_{SD} = 8A$ $di/dt = 100A/\mu s$ $T_J = +25 \pm 3^\circ C$	-	380	ns

2.4.2 High and Low Temperatures Electrical Measurements

Characteristics	Symbols	MIL-STD-750 Test Method	Test Conditions Note 3	Limits		Units
				Min	Max	
Gate-to-Source Leakage Current 1	I_{GSS1}	3411	$V_{GS} = 20V, V_{DS} = 0V$ Bias condition C $T_{case} = +125 (+0 -5)^\circ C$	-	200	nA
Gate-to-Source Leakage Current 2	I_{GSS2}	3411	$V_{GS} = -16V, V_{DS} = 0V$ Bias condition C $T_{case} = +125 (+0 -5)^\circ C$	-200	-	nA
Drain Current	I_{DSS}	3413	$V_{DS} = 160V, V_{GS} = 0V$ Bias condition C $T_{case} = +125 (+0 -5)^\circ C$	-	100	μA
Gate-to-Source Threshold Voltage	$V_{GS(th)}$	3403	$V_{DS} \geq V_{GS}, I_D = 1mA$ $T_{case} = +125 (+0 -5)^\circ C$	1.5	-	V
			$V_{DS} \geq V_{GS}, I_D = 1mA$ $T_{case} = -55 (+5 -0)^\circ C$	2.3	5.5	V
Static Drain-to-Source On Resistance	$r_{DS(on)}$	3421	$V_{GS} = 12V, I_D = 16A$ $T_{case} = +125 (+0 -5)^\circ C$ Note 1	-	180	m Ω
Source-to-Drain Diode Forward Voltage	V_{SD}	4011	$V_{GS} = 0V, I_{SD} = 16A$ $T_{case} = +125 (+0 -5)^\circ C$ Note 1	-	1.1	V

2.4.3 Notes to Room, High and Low Temperature Electrical Measurements

- Pulsed measurement: Pulse Width $\leq 680\mu s$, Duty Cycle $\leq 2\%$.
- The $R_{th(j-s)}$ limit is guaranteed by performing a ΔV_{SD} (go-no-go) test. The following test conditions and limits shall apply:
 - $V_{DS} = 3V$
 - $I_D = 16A$
 - $I_{cal} = 10mA$
 - $t_{pulse} = 20ms$
 - $t_{cal} = 100\mu s$
 - $V_{SD} = 62mV$ minimum, 118mV maximum

3. Read and record measurements shall be performed on a sample of 5 components with 0 failures allowed. Alternatively a 100% inspection may be performed.

2.5 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3^{\circ}C$.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.4.1, Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols	Limits			Units
		Drift Value Δ	Absolute		
			Min	Max	
Gate-to-Source Leakage Current 1	I_{GSS1}	± 50 or (1) $\pm 100\%$	-	100	nA
Gate-to-Source Leakage Current 2	I_{GSS2}	± 50 or (1) $\pm 100\%$	-100	-	nA
Drain Current	I_{DSS}	± 4 or (1) $\pm 100\%$	-	10	μA
Gate-to-Source Threshold Voltage	$V_{GS(th)}$	$\pm 5\%$	2	4.5	V
Static Drain-to-Source On Resistance	$r_{DS(on)}$	$\pm 10\%$	-	90	$m\Omega$

NOTES:

1. Whichever is the greater referred to the initial value.

2.6 INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS

Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3^{\circ}C$.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.4.1, Room Temperature Electrical Measurements.

The limit values for each characteristic shall not be exceeded.

Characteristics	Symbols	Limits		Units
		Min	Max	
Drain Current	I_{DSS}	-	10	μA
Gate-to-Source Threshold Voltage	$V_{GS(th)}$	2	4.5	V
Static Drain-to-Source On Resistance	$r_{DS(on)}$	-	90	$m\Omega$

2.7 HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS

HTRB Burn-in shall be performed in accordance with [MIL-STD-750, Test Method 1042](#), Test Condition A with the following conditions:

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+150 (+0 -5)	°C
Drain-to-Source Voltage	V _{DS}	160	V
Gate-to-Source Voltage	V _{GS}	0	V
Duration	t	240 minimum	Hours

2.8 HIGH TEMPERATURE FORWARD BIAS BURN-IN CONDITIONS

HTFB Burn-in shall be performed in accordance with [MIL-STD-750, Test Method 1042](#), Test Condition B with the following conditions:

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+150 (+0 -5)	°C
Drain-to-Source Voltage	V _{DS}	0	V
Gate-to-Source Voltage	V _{GS}	16	V
Duration	t	48 minimum	Hours

2.9 OPERATING LIFE CONDITIONS

Operating Life shall consist of High Temperature Reverse Bias in accordance with [MIL-STD-750, Test Method 1042](#), Test Condition A, followed by High Temperature Forward Bias in accordance with [MIL-STD-750, Test Method 1042](#), Test Condition B. The test conditions are as follows:

High Temperature Reverse Bias Conditions

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+150 (+0 -5)	°C
Drain-to-Source Voltage	V _{DS}	160	V
Gate-to-Source Voltage	V _{GS}	0	V
Duration	t	1000 minimum	Hours

High Temperature Forward Bias Conditions

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+150 (+0 -5)	°C
Drain-to-Source Voltage	V _{DS}	0	V
Gate-to-Source Voltage	V _{GS}	16	V
Duration	t	1000 minimum	Hours

2.10 TOTAL DOSE RADIATION TESTING

All lots shall be irradiated in accordance with ESCC Basic Specification No. [22900](#), standard dose rate (window 1: 3.6krad to 36krad per hour).

2.10.1 Bias Conditions and Total Dose Level for Total Dose Radiation Testing

The following bias condition (worst-case) shall be used for Total Dose Radiation Testing at $T_{amb} = 22 \pm 3^{\circ}C$:

With V_{GS} bias = +15V and $V_{DS} = 0V$ during irradiation.

The total dose level applied shall be as specified in Para. 1.4.2 or in the Purchase Order.

2.10.2 Electrical Measurements for Total Dose Radiation Testing

Prior to irradiation testing the devices shall have successfully met Room Temperature Electrical Measurements specified in Para. 2.4.1.

Unless otherwise stated the measurements shall be performed at $T_{amb} = +22 \pm 3^{\circ}C$.

Unless otherwise specified the test methods and test conditions shall be as per the corresponding test defined in Para. 2.4.1, Room Temperature Electrical Measurements.

The parameters to be measured during irradiation testing, on completion of irradiation testing, after 24 hours anneal at Room Temperature and after 168 hours anneal at $+100 \pm 3^{\circ}C$ are shown below.

Characteristics	Symbols	Limits		Units
		Min	Max	
Drain-to-Source Voltage Note 1	V_{DSS}	200	-	V
Gate-to-Source Leakage Current 1	I_{GSS1}	-	100	nA
Gate-to-Source Leakage Current 2	I_{GSS2}	-100	-	nA
Drain Current	I_{DSS}	-	10	μA
Gate-to-Source Threshold Voltage	$V_{GS(th)}$	2	4.5	V
Static Drain-to-Source On Resistance	$r_{DS(on)}$	-	90	m Ω
Source-to-Drain Diode Forward Voltage	V_{SD}	-	1.2	V

NOTES:

1. Drain-to-Source Voltage measurements shall be made in accordance with [MIL-STD-750, Test Method 3405](#), with $V_{GS} = 0V$ and $I_D = 1mA$.
2. Referred to an initial Drain-to-Source Voltage measurement made prior to the commencement of Total Dose Radiation Testing.

APPENDIX A
AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 2.1.1, Deviations from the Generic Specification: Para. 8, Test Methods and Procedures	For qualification and qualification maintenance, or procurement of qualified or unqualified components, the following replacement test method specifications shall be used instead of the following ESCC Basic Specifications: <ul style="list-style-type: none"> • No. 20500, External Visual Inspection: replaced by MIL-STD-750 Test Method 2071. • No. 20900, Radiographic Inspection of Electronic Components: replaced by MIL-STD-750 Test Method 2076. • No. 21400, Scanning Electron Microscope Inspection of Semiconductor Dice: replaced by MIL-STD-750 Test Method 2077.
Para. 2.1.1.1, Deviations from the Generic Specification: Deviations from Screening Tests - Chart F3	Solderability is not applicable unless specifically stipulated in the Purchase Order.
Para. 2.4.1, Room Temperature Electrical Measurements	The AC characteristics C_{iss} , C_{oss} , C_{rss} , Q_g , Q_{gs} , Q_{gd} , $t_{d(on)}$, t_r , $t_{d(off)}$, t_f and t_{rr} may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot in accordance with STMicroelectronics "Acceptation wafers" internal procedure as specified in the PID, which includes AC (C_{iss} , C_{oss} , C_{rss} , Q_g , Q_{gs} , Q_{gd} , $t_{d(on)}$, t_r , $t_{d(off)}$, t_f and t_{rr}) characteristic measurements per the Detail Specification. A summary of the pilot lot testing shall be provided if required by the Purchase Order.

ADDITIONAL DATA - STMICROELECTRONICS (F)

- (a) Derating for Space Application
 These components are susceptible to Single Event Gate Rupture if operated in a space environment unless the following derating is applied:

Single Event Effect Safe Operating Area

