

Page i

## INTEGRATED CIRCUITS, SILICON MONOLITHIC,

## HEX BUFFER DRIVERS,

## **BASED ON TYPE 54LS365A**

## ESCC Detail Specification No. 9401/017

## ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



#### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



## european space agency agence spatiale européenne

Pages 1 to 28

## INTEGRATED CIRCUITS, SILICON MONOLITHIC,

## HEX BUFFER DRIVERS,

## BASED ON TYPE 54LS365A

ESA/SCC Detail Specification No. 9401/017

# space components coordination group

		Approved by		
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
lssue 2	January 1994	Forman's	1. lecto	
Revision 'A'	April 1995	Formers	Hom	
			20 -	



Rev. 'A'

PAGE 2

#### DOCUMENTATION CHANGE NOTICE

Rev.	Rev.		CHANGE	Approved
Letter	Date	Reference	ltem	DCR No.
			es Issue 1 and incorporates all modifications defined in	
			to Issue 1 and the following DCR's:-	
		Cover page		None
			, Lond Material and/or Finish amended for eviation	None
		Table 1(a)	: Lead Material and/or Finish amended for existing Variants	22881
			: Variants 11 and 12 added	22881
		Table 1(b)	: No. 2, in Remarks, Note No. amended to "1"	23573
			: No. 3, in Remarks, Note No. amended to "2"	23573
			: No. 6, existing temperature specified for DIL/FP	23573
			, new temperature and Note reference added for CCP	23573
			: Note 1 renumbered as "2"	23573
			: Note 2 renumbered as "3" and text amended	23573
			: Note 3 renumbered as "1"	23573
			: New Note 4 added	23573
		Figures 2(a), (b)	: Drawing and Table amended	221033
			: Imperial dimensions deleted : Reference to Note 6 amended to "Note 10"	22881 23519
		Figures 2(b), (c) Figure 2(d)	: New figure added	23313
		Notes to Figures	: Title of the notes amended	22881
		Notice to Figuree	: Note 1, last sentence added	22881
			: Note 8, 'or terminals' added	22881
			: Note 9, rewritten	22881
			: Notes 11 and 12 added	22881
		Figure 3(a)	: Figure for chip carrier package added	22881
			: Subtitles added above both drawings	22881
			: Comparison table added	22881
		Figure 3(b)	: Note 1 added : Note amended	22881 23519
		Para. 4.2.2	: PIND deviation deleted, "None" added	23019
		Para. 4.2.4	: Deviation deleted, "None" added	22919
		Para. 4.2.5	: Deviation deleted, "None" added	22919
		Para. 4.3.2	: Paragraph rewritten	23460
		Para. 4.4.2	: Paragraph rewritten	22881
		Para. 4.5.2	: Paragraph rewritten	22881
		Para. 4.5.3	: Paragraph standardised	23519
		Para. 4.6.3	: "and functional test sequence" deleted	23519
		Para. 4.7.1	arrio	23519
			: In title and paragraph, "burn-in" amended to read "power burn-in"	23519
		Para. 4.8	: Title amended	23519
'A'	Apr. '95	P1. Cover Page		None
		P2. DCN		None
		P15. Para. 4.3.2	: F/P and DIL weights amended	221047
in the second		• • • • • • • • • • • • • • • • • • •		

	<u>See</u>	ESA/SCC Detail Specification No. 9401/017		PAGE ISSUE	3 2
		TABLE OF CONTENTS		r	- age
1.	<u>GENERAL</u>			<u>-</u>	<u>age</u> 5
1.1	Scope				5
1.2	Component Type Varia	nts			5
1.3	Maximum Ratings				5
1.4	Parameter Derating Info	ormation			5
1.5	Physical Dimensions				5
1.6 1.7	Pin Assignment Truth Table				5 5
1.7	Circuit Schematic				อ 5
1.8	Functional Diagram				5
1.0	r unctionar Blagram				5
2.	APPLICABLE DOCUM	IENTS			14
3.	TERMS, DEFINITION	S, ABBREVIATIONS, SYMBOLS AND L	INITS		14
4.	<b>REQUIREMENTS</b>				14
4.1	General				14
4.2	Deviations from Generi	c Specification			14
4.2.1	Deviations from Specia				14
4.2.2	Deviations from Final P				14
4.2.3	Deviations from Burn-in				14
4.2.4	Deviations from Qualific				14
4.2.5	Deviations from Lot Ac	•			14
4.3	Mechanical Requirement	nts			15
4.3.1	Dimension Check				15
4.3.2	Weight Materials and Finishes				15
4.4 4.4.1	Case				15 15
4,4.2	Lead Material and Finis	þ			15
4.5	Marking				15
4.5.1	General				15
4.5.2	Lead Identification				15
4.5.3	The SCC Component N	lumber			16
4.5.4	Traceability Information				16
4.6	Electrical Measurement				16
4.6.1		s at Room Temperature			16
4.6.2		s at High and Low Temperatures			16
4.6.3	Circuits for Electrical M	easurements			16
4.7	Burn-in Tests				16
4.7.1	Parameter Drift Values				16
4.7.2 4.7.3	Conditions for Power B Electrical Circuits for Po				16 16
4.7.3	Environmental and End				26
4.8.1		s on Completion of Environmental Tests			26
4.8.2		s at Intermediate Points during Endurance	e Tests		26
4.8.3		s on Completion of Endurance Tests			26
4.8.4	Conditions for Operatin	•			26
4.8.5	Electrical Circuits for O	-			26
4.8.6	Conditions for High Ter				26

ſ	A GAR		PAGE	4
		ESA/SCC Detail Specification No. 9401/017	ISSUE	2

#### **TABLES**

Page

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, D.C. Parameters	17
2	Electrical Measurements at Room Temperature, A.C. Parameters	18
3	Electrical Measurements at High and Low Temperatures	19
4	Parameter Drift Values	24
5	Conditions for Power Burn-in and Operating Life Test	24
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Tests	27

## **FIGURES**

1	Not applicable	N/A
2	Physical Dimensions	7
– 3(a)	Pin Assignment	12
3(b)	Truth Table	12
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	13
4	Circuits for Electrical Measurements	20
5	Electrical Circuit for Power Burn-in and Operating Life Test	25
-		

## APPENDICES (Applicable to specific Manufacturers only)

'A'	Agreed	Deviations	for	Texas	Instruments (	(F)

28

. ...



#### 1. <u>GENERAL</u>

#### 1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, low power bipolar Schottky Hex Buffer Driver, based on Type 54LS365A. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).



- -- -

#### TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	D7
02	FLAT	2(a)	G4
05	DIL	2(b)	D7
06	DIL	2(b)	G4
07	DIL	2(c)	D7
08	DIL	2(c)	D3 or D4
11	CCP	2(d)	7
12	ССР	2(d)	4

#### TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V <sub>CC</sub>	- 0.5 to 7.0	V	-
2	Input Voltage	V <sub>IN</sub>	- 0.5 to 7.0	V	Note 1
3	Device Dissipation	PD	132	mWdc	Note 2
4	Operating Temperature Range	Т <sub>ор</sub>	– 55 to + 125	°C	-
5	Storage Temperature Range	T <sub>stg</sub>	– 65 to + 150	°C	-
6	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 265 + 245	°C	Note 3 Note 4


#### **NOTES**

- 1. Input current limited to 18mA.
- 2. Must withstand added  $\mathsf{P}_{\mathsf{D}}$  due to short circuit conditions (i.e.  $\mathsf{I}_{\mathsf{OS}})$  at one output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




#### FIGURE 2 - PHYSICAL DIMENSIONS

## FIGURE 2(a) - FLAT PACKAGE




SYMBOL	MILLIMETRES		NOTES
STMBUL	MIN	MAX	NUTE5
A	1.27	2.03	
b	0.38	0.56	8
С	0.08	0.23	8
D	9.42	10.16	4
E	6.27	7.24	
E1	7.00 TY	PICAL	4
е	1.27 T)	(PICAL	5, 9
L	7.87	8.89	8
L1	23.88	24.38	
Q <sup>1</sup>	0.51	1.02	2
S	0.25	0.64	7



E1

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(b) - DUAL-IN-LINE PACKAGE




SYMBOL	MILLIMETRES		NOTES
STMBOL	MIN	MAX	NOTES
А	-	5.08	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	19.18	19.94	4
E	6.22	7.62	4
E1	7.37	8.13	
e	2.54 T	/PICAL	6, 9
F	1.27 T	YPICAL	
н	0.76	-	
L ·	3.30	5.08	8
Q	0.51	-	3
S	0.38	1.27	7
α	0°	15°	10



#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(c) - DUAL-IN-LINE PACKAGE



<	Note	10
	Note	-10

- ---

c -11-


SYMBOL	MILLIM	MILLIMETRES					
STIVIDUL	MIN.	MAX.	NOTES				
A	-	5.08	-				
b	0.36	0.58	8				
b1	0.76	1.78	8				
с	0.20	0.38	8				
D	18.80	22.10	-				
E	5.59	7.87	-				
E1	7.37	8.13	4				
е	2.54 T\	/PICAL	6, 9				
L	3.18	5.08	-				
Q	0.38	2.03	3				
S	0.25	1.35	7				
¢	0°	15°	10				



. .. .

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(d) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



SYMBOL	MILLIM	NOTES	
STWIDUL	MIN.	MAX.	NOTES
A	8.687	9.093	+
В	7.798	9.093	-
С	0.250	0.510	11
D	0.889	1.143	12
E	1.140	1.400	8
F	0.559	0.712	8
G	1.27 TY	5, 9	
н	1.630	2.540	-

#### NOTES: See Page 11.




- ---

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(d)

- 1. Index area: a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(d).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within  $\pm 0.13$ mm of its true longitudinal position relative to Pins 1 and 16.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25mm of its true longitudinal position relative to Pins 1 and 16.
- 7. Applies to all four corners.
- 8. All leads or terminals.
- 14 spaces for flat and dual-in-line packages.
   16 spaces for chip carrier packages.
- 10. Lead centre when  $\alpha$  is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.



FLAT PACKAGE AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	2	3	4	5	7	8	9	10	12	13	14	15	17	18	19	20

#### NOTES


1. All references throughout this specification relate to FLAT/DIL packages only.

	INPUT	OUTPUT	
Ğ1	Ğ2	А	Y
Н	Х	Х	Z
х	н	х	Z
L	L	н	Н
L	L	L	L


#### FIGURE 3(b) - TRUTH TABLE

#### NOTES


1. Logic Level Definitions: L = Low Level, H = High Level, Z = High Impedance, X = Don't Care.



#### FIGURE 3(c) - CIRCUIT SCHEMATIC



#### FIGURE 3(d) - FUNCTIONAL DIAGRAM



- ---



#### 2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

(a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.

(b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

V<sub>IC</sub> = Input Clamp Voltage. I<sub>CC</sub> = Supply Current.

V<sub>CC</sub> = Supply Voltage.

#### 4. **REQUIREMENTS**

#### 4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 Deviations from Burn-in Tests (Chart III)
  - (a) Para. 7.1.1(a), High Temperature Reverse Bias tests and subsequent electrical measurements related to this test shall be omitted.
  - (b) Para. 9.9.2, Electrical Measurements at High and Low Temperatures: Only a test result summary, based on go-no-go tests and presented in histogram form is required.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.
- 4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.



Rev. 'A'

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.7 grammes for the flat package, 2.2 grammes for the dual-in-line package and 0.6 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type '3 or 4', Type '4' or Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be either Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(d).



#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>940101702B</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable	)

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb}$  = +125 and -55 °C respectively.

#### 4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

#### 4.7.3 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
INO.	CHARACTERISTICS	31MBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	МАХ	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-		-
2 to 9	Input Current High Level 1	liH1	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 2.7V (Pins 1-2-4-6-10-12-14-15)	-	20	μА
10 to 17	Input Current High Level 2 (Max. Input Voltage)	l <sub>iH2</sub>	3010	4(a)	V <sub>CC</sub> = 5.0V, V <sub>IN</sub> = 7.0V (Pins 1-2-4-6-10-12-14-15)	-	100	μΑ
18 to 25	Input Clamp Voltage	V <sub>IC</sub>	3008	4(b)	V <sub>CC</sub> = 4.5V, I <sub>IN</sub> = - 18mA Note 2 (Pins 1-2-4-6-10-12-14-15)	-	- 1.5	V
26 to 31	Input Current Low Level 1	l <sub>i∟1</sub>	3009	4(c)	$V_{CC} = 5.5V, V_{IN} = 0.5V$ Either $\overline{G}$ Input at 2.0V (Pins 2-4-6-10-12-14)	-	- 20	μА
32 to 33	Input Current Low Level 2	I <sub>IL2</sub>	3009	4(c)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0.4V (Pins 1-15)	-	- 400	μΑ
34 to 39	Input Current Low Level 3	I <sub>IL3</sub>	3009	4(c)	$V_{CC} = 5.5V, V_{IN} = 0.4V$ Either $\overline{G}$ Input at 0.4V (Pins 2-4-6-10-12-14)	-	400	μA
40 to 45	Output Voltage Low Level	V <sub>OL</sub>	3007	4(d)	V <sub>CC</sub> = 4.5V, V <sub>IL</sub> = 0.7V I <sub>OL</sub> = 12mA (Pins 3-5-7-9-11-13)	-	0.4	V
46 to 51	Output Voltage High Level	V <sub>OH</sub>	3006	4(e)	$V_{CC} = 4.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, I_{OH} = -1.0mA$ (Pins 3-5-7-9-11-13)	2.4	-	V
52 to 57	Off-State Output Current High Level Applied	Іогн	-	4(h)	$V_{CC} = 5.5V, V_{OUT} = 2.4V$ $V_{IL} = 0.7V, V_{IH} = 2.0V$ (Pins 3-5-7-9-11-13)	-	20	μΑ
58 to 63	Off-State Output Current Low Level Applied	lozl	-	4(h)	$V_{CC} = 5.5V, V_{OUT} = 0.4V$ $V_{IL} = 0.7V, V_{IH} = 2.0V$ (Pins 3-5-7-9-11-13)	-	- 20	μΑ
64 to 69	Short Circuit Output Current	l <sub>OS</sub>	3011	4(f)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0V Note 3 (Pins 3-5-7-9-11-13)	- 40	- 225	mA
70	Supply Current	lcc	3005	4(g)	V <sub>CC</sub> = 5.5V Data = 0V Output Control = 4.5V (Pin 16)	-	24	mA

NOTES: See Page 18.



#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIMITS		UNIT
NO.	CHANAGTERISTICS	3 TMBOL	MIL-STD 883			MIN	МАХ	UNIT
71 to 76	Propagation Delay, Low to High from Data to Output	t <sub>PLH</sub>	3003	4(i)	$V_{CC} = 5.0V$ $R_L = 667\Omega$ $C_L = 45pF$ (Pins 3-5-7-9-11-13)	-	16	ns
77 to 82	Propagation Delay, High to Low from Data to Outputs	tphl	3003	4(i)	$V_{CC} = 5.0V$ $R_L = 667\Omega$ $C_L = 45pF$ (Pins 3-5-7-9-11-13)	-	22	ns
83 to 88	Output Enable Time to High Level	tрzн	3003	4(i)	$V_{CC} = 5.0V$ $R_L = 667\Omega$ $C_L = 45pF$ (Pins 3-5-7-9-11-13)	-	35	ns
89 to 94	Output Enable Time to Low Level	t <sub>PZL</sub>	3003	4(i)	$V_{CC} = 5.0V$ $R_L = 667\Omega$ $C_L = 45pF$ (Pins 3-5-7-9-11-13)	-	40	ns
95 to 100	Output Disable Time to High Level	t <sub>PHZ</sub>	3003	4(i)	$V_{CC} = 5.0V$ $R_L = 667\Omega$ $C_L = 5.0pF$ (Pins 3-5-7-9-11-13)	-	30	ns
101 to 106	Output Disable Time to Low Level	t <sub>PLZ</sub>	3003	4(i)	$V_{CC} = 5.0V$ $R_L = 667\Omega$ $C_L = 5.0pF$ (Pins 3-5-7-9-11-13)	-	35	ns


#### **NOTES**

- 1. Go-no-go test with  $V_{IL} = 0.3V$ ;  $V_{IH} = 3.0V$ ; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than one output should be shorted at a time, and only for 1 second maximum.
- 4. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.



## TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES,+ 125(+0-5) °C AND - 55(+5-0) °C


No	Io. CHARACTERISTICS SYMBOL		TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT
NO.	CHARACTERISTICS	STWBUL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 9	Input Current High Level 1	l <sub>IH1</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 2.7V (Pins 1-2-4-6-10-12-14-15)	-	20	μA
10 to 17	Input Current High Level 2 (Max. Input Voltage)	I <sub>IH2</sub>	3010	4(a)	V <sub>CC</sub> = 5.0V, V <sub>IN</sub> = 7.0V (Pins 1-2-4-6-10-12-14-15)	-	100	μA
18 to 25	Input Clamp Voltage	V <sub>IC</sub>	3008	4(b)	V <sub>CC</sub> = 4.5V, I <sub>IN</sub> = - 18mA Note 2 (Pins 1-2-4-6-10-12-14-15)	-	- 1.5	V
26 to 31	Input Current Low Level 1	I <sub>IL1</sub>	3009	4(c)	$V_{CC} = 5.5V, V_{IN} = 0.5V$ Either $\overline{G}$ Input at 2.0V (Pins 2-4-6-10-12-14)	-	- 20	μА
32 to 33	Input Current Low Level 2	I <sub>IL2</sub>	3009	4(c)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0.4V (Pins 1-15)	-	- 400	μА
34 to 39	Input Current Low Level 3	I <sub>IL3</sub>	3009	4(c)	$V_{CC} = 5.5V, V_{IN} = 0.4V$ Either $\overline{G}$ Input at 0.4V (Pins 2-4-6-10-12-14)	-	400	μΑ
40 to 45	Output Voltage Low Level	V <sub>OL</sub>	3007	4(d)	V <sub>CC</sub> = 4.5V, V <sub>IL</sub> = 0.7V I <sub>OL</sub> = 12mA (Pins 3-5-7-9-11-13)	-	0.4	V
46 to 51	Output Voltage High Level	V <sub>OH</sub>	3006	4(e)	$V_{CC} = 4.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, I_{OH} = -1.0mA$ (Pins 3-5-7-9-11-13)	2.4	-	V
52 to 57	Off-State Output Current High Level Applied	<sup>I</sup> оzн	-	4(h)	$V_{CC} = 5.5V, V_{OUT} = 2.4V$ $V_{IL} = 0.7V, V_{IH} = 2.0V$ (Pins 3-5-7-9-11-13)	-	20	μΑ
58 to 63	Off-State Output Current Low Level Applied	lozl	-	4(h)	$V_{CC} = 5.5V, V_{OUT} = 0.4V$ $V_{IL} = 0.7V, V_{IH} = 2.0V$ (Pins 3-5-7-9-11-13)	-	- 20	μΑ
64 to 69	Short Circuit Output Current	los	3011	4(f)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0V Note 3 (Pins 3-5-7-9-11-13)	- 40	- 225	mA
70	Supply Current	lcc	3005	4(g)	V <sub>CC</sub> = 5.5V Data = 0V Output Control = 4.5V (Pin 16)	-	24	mA



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

#### FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

FIGURE 4(b) - INPUT CLAMP VOLTAGE




#### **NOTES**

1. Each input to be tested separately.


#### **NOTES**

1. Each input to be tested separately.

#### FIGURE 4(c) - LOW LEVEL INPUT CURRENT




### FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE



#### **NOTES**


- 1. Each input to be tested separately.
- **NOTES**
- 1. All inputs at  $V_{IL}$  min.



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE

#### FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT



#### NOTES

1.  $\overline{G1} = \overline{G2} = V_{IL}$  and  $A = V_{IH}$ .


#### **NOTES**

1.  $\overline{G1} = \overline{G2} = V_{IL}$  and  $A = V_{IH}$ .


2. No more than one output to be tested at a time.

#### FIGURE 4(g) - SUPPLY CURRENT

#### FIGURE 4(h) - OFF-STATE OUTPUT CURRENT





Output Control at  $V_{H} = 4.5V$ 




#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(i) - DYNAMIC TEST AND SWITCHING WAVEFORMS






NOTES: See Page 23.



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(i) - DYNAMIC TEST AND SWITCHING WAVEFORMS (CONTINUED)

#### VOLTAGE WAVEFORMS, ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS



#### NOTES

- 1. All input pulses are supplied by generators having the following characteristics:  $t_r < 15$ ns,  $t_p < 6.0$ ns, PRR < 1.0MHz,  $Z_{OUT} = 50\Omega$ .
- 2. All diodes are 1N916 or 1N3064.
- 3.  $C_L = 45 pF$  or 5.0pF ± 5% (see Table 2) including scope probe, wiring and stray capacitance without package in test fixture.
- 4.  $R_L = 667\Omega \pm 5\%$ .
- 5. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

6. When measuring propagation delay time of 3-State Outputs, S1 and S2 are closed.



#### **TABLE 4 - PARAMETER DRIFT VALUES**

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2 to 9	Input Current High Level 1	liH1	As per Table 2	As per Table 2	±20 or (1) ±0.5	% µА
26 to 31	Input Current Low Level 1	l <sub>IL1</sub>	As per Table 2	As per Table 2	± 18	μА
32 to 33	Input Current Low Level 2	I <sub>IL2</sub>	As per Table 2	As per Table 2	± 18	μА
34 to 39	Input Current Low Level 3	I <sub>IL3</sub>	As per Table 2	As per Table 2	<u>+</u> 18	μА
40 to 45	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	±60	mV
46 to 51	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	±240	mV

#### **NOTES**


1. Whichever is greater, referred to the initial value.

#### TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST


No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0 – 5)	°C
2	Power Supply Voltage	V <sub>CC</sub>	5(+0.5-0)	V
3	Pulse Voltage	V <sub>GEN</sub>	0.5 max. to 3.0 min.	V
4	Frequency	f <sub>GEN1</sub> GEN2	100 50 (Note 1)	Hz
5	Fan-out	-	10	-
6	Rise Time	t <sub>r</sub>	50 max.	μs
7	Fall Time	t <sub>f</sub>	50 max.	μs
8	Duty Cycle	-	20 min.	%

NOTES

1. Tolerance ±10%.



## FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



1.  $R = 1.2k\Omega$ .



- ---

#### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

#### 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

#### 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

#### 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5.

#### 4.8.6 <u>Conditions for High Temperature Storage Test</u>

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be  $T_{amb}$  = +150(+0-5) °C.



## TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHAN	UNIT	
NO.	CHARACTERISTICS	STIVIDUL	TEST METHOD	CONDITIONS	(Δ)	ABSOLUTE	UNIT
2 to 9	Input Current High Level 1	l <sub>IH1</sub>	As per Table 2	As per Table 2	± 1.0	-	μA
10 to 17	Input Current High Level 2	I <sub>IH2</sub>	As per Table 2	As per Table 2	-	100	μΑ
26 to 31	Input Current Low Level 1	l <sub>iL1</sub>	As per Table 2	As per Table 2	<u>+</u> 12	-	μА
32 to 33	Input Current Low Level 2	I <sub>IL2</sub>	As per Table 2	As per Table 2	<u>±</u> 12	-	μА
34 to 39	Input Current Low Level 3	I <sub>IL3</sub>	As per Table 2	As per Table 2	<u>+</u> 12	-	μΑ
40 to 45	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	±60	-	mV
46 to 51	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	±240	-	mV
70	Supply Current	lcc	As per Table 2	As per Table 2	<u>+</u> 20	-	%



#### APPENDIX 'A'

Page 1 of 1

· •·· ·

## AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TIF 50.42-3002.
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TIF 50.42-3002.