

Page i

## INTEGRATED CIRCUITS, SILICON MONOLITHIC,

## **BIPOLAR QUAD-BUS TRANSCEIVERS WITH**

## **INVERTED 3-STATE OUTPUTS,**

## **BASED ON TYPE 54LS242**

## ESCC Detail Specification No. 9405/003

## ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



#### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



## european space agency agence spatiale européenne

Pages 1 to 31

## INTEGRATED CIRCUITS, SILICON MONOLITHIC,

## **BIPOLAR QUAD-BUS TRANSCEIVERS WITH**

## **INVERTED 3-STATE OUTPUTS,**

## **BASED ON TYPE 54LS242**

## ESA/SCC Detail Specification No. 9405/003

# space components coordination group

		Approved by		
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
lssue 2	July 1992	Forman	thet	
Revision 'A'	January 1995	Formance	Hom	
			C	



• -

Rev. 'A'

#### **DOCUMENTATION CHANGE NOTICE**

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		This issue supersedes Issue 1 and incorporates all modifications agreed on th basis of the following DCR's:- Cover page DCN Table 1(a) : Lead Material and/or Finish amended for existin Variants : Variants 11 and 12 added Figures 2(a), (b), (c) : Imperial dimensions deleted Figures 2(b), (c) : Reference to Note 6 amended to "Note 10" Figure 2(d) : New figure added Notes to Figures : Title of the notes amended : Note 1, last sentence added : Note 1, last sentence added : Note 3, 'or terminals' added : Note 9, rewritten : Notes 11 and 12 added Figure 3(a) : Figure for chip carrier package added : Note 1 added Figure 3(b) : Note amended : Note 1 added Figure 3(b) : Note amended Para. 4.2.2 : PIND deviation deleted, "None" added Para. 4.2.5 : Deviation deleted, "None" added Para. 4.3.2 : Paragraph rewritten Para. 4.5.2 : Paragraph rewritten Para. 4.5.2 : Paragraph rewritten Para. 4.5.3 : Paragraph standardised Para. 4.7.1 : "T <sub>amb</sub> " added before " + 22 ± 3° C" Paras. 4.7.2 & 4.7.3 : In title and paragraph, "burn-in" amended to rea "power burn-in" Table 2 : Nos. 135 to 142, 143 to 150, Max. Limit amended Para. 4.8 : Title amended	<ul> <li>None</li> <li>None</li> <li>22881</li> <li>2281</li> <li>23519</li> <li>23519</li> <li>23519</li> <li>23519</li> <li>23519</li> <li>23519</li> <li>23519</li> <li>23519</li> </ul>
Ά'	Jan. '95	P1.       Cover Page         P2.       DCN         P6.       Table 1(b)       :       No. 6, Entry amended to include DIL and FP         :       Note 5 amended         :       New Note 6 added         P7.       Figure 2(a)       :         P8.       Figure 2(b)       :         P15.       Para. 4.3.2       :         Maximum weights amended         P26.       Figure 4(j)	None 23573 23573 23573 221033 221033 221047 23573

	<u>See</u>	ESA/SCC Detail Specification No. 9405/003		PAGE ISSUE	3 2
		TABLE OF CONTENTS		r	2000
1.	GENERAL			<u>ר</u>	Page 5
1.1	Scope				5
1.2	Component Type Varia	nts			5
1.3	Maximum Ratings				5
1.4	Parameter Derating Info	rmation			5
1.5	Physical Dimensions				5
1.6	Pin Assignment				5
1.7	Truth Table				5
1.8	Circuit Schematic				5
1.9	Functional Diagram				5
2.	APPLICABLE DOCUM	<u>ENTS</u>			14
3.	TERMS, DEFINITIONS	S, ABBREVIATIONS, SYMBOLS AND U	NITS		14
4.	REQUIREMENTS				14
4.1	General				14
4.2	Deviations from Generic	c Specification			14
4.2.1	Deviations from Special				14
4.2.2	Deviations from Final P				14
4.2.3	Deviations from Burn-in				14
4.2.4	Deviations from Qualific				14
4.2.5	Deviations from Lot Acc	•			14
4.3	Mechanical Requiremen	nts			15
4.3.1	Dimension Check				15
4.3.2 4.4	Weight Materials and Finishes				15
4.4	Case				15 15
4.4.1	Lead Material and Finis	2			15 15
4.5	Marking	1			15
4.5.1	General				15
4.5.2	Lead Identification				15
4.5.3	The SCC Component N	lumber			15
4.5.4	Traceability Information				16
4.6	Electrical Measurement	S			16
4.6.1	Electrical Measurement	s at Room Temperature			16
4.6.2		s at High and Low Temperatures			16
4.6.3	Circuits for Electrical M	easurements		~	16
4.7	Burn-in Tests				16
4.7.1	Parameter Drift Values				16
4.7.2	Conditions for Power Bi				16
4.7.3 4.8	Electrical Circuits for Po				16
	Environmental and End				29 29
4.8.1 4.8.2					
4.8.2 4.8.3	5				
4.8.3	Conditions for Operating				29 29
4.8.5	Electrical Circuits for O				29
4.8.6	Conditions for High Ten				29

•..

ESA/SCC Detail Specification No. 9405/003	PAGE ISSUE	4 2
No. 9405/003		

#### **TABLES**

<u>Page</u>

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, D.C. Parameters	17
	Electrical Measurements at Room Temperature, A.C. Parameters	19
3	Electrical Measurements at High and Low Temperatures	20
4	Parameter Drift Values	27
5	Conditions for Power Burn-in and Operating Life Test	27
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Tests	30

#### **FIGURES**

1	Not applicable	N/A
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Truth Table	12
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	13
4	Circuits for Electrical Measurements	22
5	Electrical Circuit for Power Burn-in and Operating Life Test	28
APPE	NDICES (Applicable to specific Manufacturers only)	

'A' Agreed Deviations for Texas Instruments (F)

....



#### 1. <u>GENERAL</u>

#### 1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, low power bipolar Schottky Quad-Bus Transceiver with Inverted 3-State Outputs, based on Type 54LS242. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 <u>TRUTH TABLE</u>

As per Figure 3(b).

- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).



6

Rev. 'A'

#### TABLE 1(a) - TYPE VARIANTS


VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	D7
02	FLAT	2(a)	G4
05	DIL	2(b)	D7
06	DIL	2(b)	G4
07	DIL	2(c)	D7
08	DIL	2(c)	D3 or D4
11	CCP	2(d)	7
12	CCP	2(d)	4

#### TABLE 1(b) - MAXIMUM RATINGS


No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V <sub>CC</sub>	-0.5 to 7.0	v	-
2	Input Voltage	V <sub>IN</sub>	– 0.5 to 7.0 – 0.5 to 5.5	V	Notes 1 and 3 Notes 2 and 3
3	Device Dissipation	PD	275	mWdc	Note 4
4	Operating Temperature Range	T <sub>op</sub>	55 to + 125	°C	-
5	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	-
6	Soldering Temperature For FP and DIL For CCP	T <sub>sol</sub>	+ 265 + 245	°C	Note 5 Note 6


#### **NOTES**

- 1. Inputs GAB and GBA.
- 2. Inputs A and B.
- 3. Input current limited to -18mA.
- 4. Must withstand added  $P_D$  due to short circuit conditions (i.e.  $I_{OS}$ ) at one output for 5 seconds.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




#### FIGURE 2 - PHYSICAL DIMENSIONS






SYMBOL	MILLIMETRES		NOTEO
STVIBOL	MIN	MAX	NOTES
A	1.27	2.03	
b	0.38	0.56	8
С	0.08	0.23	8
D	8.56	8.89	4
Е	5.97	6.73	
E1	7.00 TYPICAL		4
е	1.27 T)	PICAL	5, 9
L	6.86	8.00	8
L1 .	21.34	21.84	
Q	0.51	1.02	2
S	0.25	0.64	7





### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

## FIGURE 2(b) - DUAL-IN-LINE PACKAGE




SYMBOL	MILLIMETRES		NOTES
STWIDOL	MIN	MAX	NOTES
А	-	5.08	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	19.18	19.94	4
E	6.22	7.62	4
E1	7.37	8.13	
е	2.54 T)	(PICAL	6, 9
F	1.27 T	, PICAL	
н	0.76	-	8
L ·	3.30	5.08	8
Q	0.51	-	3
S	1.78	2.54	7
α	0°	15°	10


.



#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

## FIGURE 2(c) - DUAL-IN-LINE PACKAGE





NOTE 10


SYMBOL	MILLIMETRES		NOTES
STWIDUL	MIN.	MAX.	NOTES
A	-	5.08	-
b	0.36	0.58	8
b1	0.76	1.78	8
с	0.20	0.38	8
D	16.26	19.96	-
E	5.59	7.87	-
E1	7.37	8.13	4
е	2.54 TY	/PICAL	6, 9
L	3.18	5.08	-
Q	0.38	2.03	3
<sup>·</sup> S	0.25	1.35	7
α	0°	15°	10

#### NOTES: See Page 11.



#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(d) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



SYMBOL	MILLIMETRES		NOTES
STWBUL	MIN.	MAX.	NOTES
A	8.687	9.093	-
В	7.798	9.093	-
С	0.250	0.510	11
D	0.889	1.143	12
E	1.140	1.400	. 8
F	0.559	0.712	8
G	1.27 TYPICAL		5, 9
Н	1.630	2.540	-


NOTES: See Page 11.



#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(d)

- 1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(d).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ± 0.13mm of its true longitudinal position relative to Pins 1 and 14.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pins 1 and 14.
- 7. Applies to all four corners.
- 8. All leads or terminals.
- 12 spaces for flat and dual-in-line packages.
   16 spaces for chip carrier packages.
- 10. Lead centre when  $\alpha$  is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




#### FIGURE 3(b) - TRUTH TABLE (EACH TRANSCEIVER)

CONTRO	L INPUT	DATAPORT STATUS		
ĞАВ	GBA	А	В	
Н	Н	ō	1	
L	н	(1)	(1)	
Н	L	Isola	ated	
L	L	1	ō	

#### **NOTES**


- 1. If the tranceivers are enabled in both directions at once, destructive oscillation may occur.
- 2. Logic Level Definitions: L = Low Level, H = High Level, 1 = Input, o = Inverting output.




#### FIGURE 3(c) - CIRCUIT SCHEMATIC (EACH TRANCEIVER)


## EQUIVALENT OF EACH INPUT







#### FIGURE 3(d) - FUNCTIONAL DIAGRAM (EACH TRANCEIVER)





#### 2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviation is used:-

- V<sub>IC</sub> Input Clamp Voltage.
- I<sub>CC</sub> Supply Current.
- V<sub>CC</sub> Supply Voltage.
- I<sub>CCZ</sub> Supply Current, all outputs disabled.
- I<sub>OZH</sub> Off-state Current, outputs high.
- IOZL Off-state Current, outputs low.
- V<sub>H</sub> Hysteresis Voltage (V<sub>TP</sub> V<sub>TN</sub>).
- $V_{TP}$   $V_{IN}$  for  $V_{OUT}$  to change when  $V_{IN}$  increases from 0 Volt.
- $V_{TN}$   $V_{IN}$  for  $V_{OUT}$  to change when  $V_{IN}$  decreases from 5 Volt.

#### 4. **REQUIREMENTS**

#### 4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.

#### 4.2.3 Deviations from Burn-in Tests (Chart III)

- (a) Para. 7.1.1(a), High Temperature Reverse Bias tests and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 9.9.2, Electrical Measurements at High and Low Temperatures: Only a test result summary, based on go-no-go tests and presented in histogram form is required.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.
- 4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.



#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.7 grammes for the flat package, 2.2 grammes for the dual-in-line package and 0.6 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type∎'3 or 4', Type '4' or Type∎'7' finish in accordance with the requirements of ESA/SCC Basic Specification No.∎23500. For chip carrier packages, the finish shall be either Type '4' or Type∎'7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

4.5.1 <u>General</u>

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(d).

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

 940500302B

 Detail Specification Number

 Type Variant (see Table 1(a))

Testing Level (B or C, as applicable) ------



#### 4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb}$  = +125 and -55 °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb}$  = +22±3 °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

#### 4.7.3 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

No	No. CHARACTERISTICS S		TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)		МАХ	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 11	Input Current High Level All Inputs	l <sub>iH1</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 2.7V (Pins 1-3-4-5-6-8-9-10-11- 13)	-	20	μА
12 to 13	Input Current High Level (Max. Input Voltage GAB and GBA Inputs)	I <sub>IH2</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 7.0V (Pins 1-13)	-	100	μΑ
14 to 21	Input Current High Level (Max. Input Voltage A and B Inputs)	I <sub>IH3</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 5.5V (Pins 3-4-5-6-8-9-10-11)	-	100	μΑ
22 to 31	Input Clamp Voltage	V <sub>IC</sub>	3009	4(b)	V <sub>CC</sub> = 4.5V, I <sub>IN</sub> = - 18mA Note 2 (Pins 1-3-4-5-6-8-9-10-11- 13)	-	- 1.5	V
32 to 35	Input Current Low Level on A-Inputs	μ <sub>L1</sub>	3009	4(c)	$V_{CC} = 5.5V, V_{IN} = 0.4V$ $V_{IN}$ (Control Inputs) = 0.7V (Pins 3-4-5-6)	-	- 200	μА
36 to 39	Input Current Low Level on B-Inputs	l <sub>IL2</sub>	3009	4(c)	$V_{CC} = 5.5V, V_{IN} = 0.4V$ $V_{IN}$ (Control Inputs) = 2.0V (Pins 8-9-10-11)	-	- 200	μΑ
40 to 41	Input Current Low Level on GAB and GBA	I <sub>IL3</sub>	3009	4(c)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0.4V (Pins 1-13)	-	- 200	μΑ
42 to 49	Output Voltage Low Level	V <sub>OL</sub>	3007	4(d)	4(d) $V_{CC} = 4.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, I_{OL} = 12mA$ (Pins 3-4-5-6-8-9-10-11)		0.4	V
50 to 57	Output Voltage High Level	V <sub>OH1</sub>	3006	4(e)	4(e) $V_{CC} = 4.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, I_{OH} = -3.0mA$ (Pins 3-4-5-6-8-9-10-11)		-	V
58 to 65	Output Voltage High Level	V <sub>OH2</sub>	3006	4(e) $V_{CC} = 4.5V, V_{IL} = 0.5V$ $V_{IH} = 2.0V, I_{OH} = -12mA$ (Pins 3-4-5-6-8-9-10-11)		2.0	-	V



ESA/SCC Detail Specification

No. 9405/003

PAGE 18

### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS (CONT'D)

	No. CHARACTERISTICS		TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT	
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	МАХ	UNIT	
66 to 73	Off-state Output Current Low Level Applied	l <sub>OZL</sub>	3006	4(h)	$V_{CC} = 5.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, V_{OL} = 0.4V$ (Pins 3-4-5-6-8-9-10-11)	-	- 200	μА	
74 to 81	Off-state Output Current High Level Applied	l <sub>оzн</sub>	3006	4(h)	$V_{CC} = 5.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, V_{OH} = 2.7V$ (Pins 3-4-5-6-8-9-10-11)	-	40	μА	
82 to 89	Output Current Short Circuit	los	3011	4(f)	V <sub>CC</sub> = 5.5V Note 3 (Pins 3-4-5-6-8-9-10-11)	- 40	- 225	mA	
90	Supply Current Outputs Low	ICCL	3005	4(g)	V <sub>CC</sub> = 5.5V, V <sub>IL</sub> = 0.7V V <sub>IH</sub> = 2.0V Note 4 (Pin 14)	-	50	mA	
91	Supply Current Outputs High	Іссн	3005	4(g)	V <sub>CC</sub> = 5.5V, V <sub>IL</sub> = 0.2V V <sub>IH</sub> = 2.0V Note 4 (Pin 14)	-	38	mA	
92	Supply Current Output Disabled	lccz	3005	4(g)	V <sub>CC</sub> = 5.5V, V <sub>IL</sub> = 0.7V V <sub>IH</sub> = 2.0V Note 4 (Pin 14)	-	50	mA	
93 to 102	Input Hysteresis Voltage	V <sub>H</sub>	-	4(i)	V <sub>CC</sub> = 4.5V Note 6 (Pins 1-3-4-5-6-8-9-10-11- 13)	0.2	-	V	

NOTES: See Page 19.



#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

No.	CHARACTERISTICS			TEST CONDITIONS	LIM	IITS	UNIT	
110.		OTTIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	МАХ	UNIT
103 to 110	Propagation Delay Time, Low to High Level	<sup>t</sup> PLH	3003	4(j)	$V_{CC} = 5.0V$ $C_L = 45 pF \pm 5.0\%$ $R_L = 667\Omega \pm 5.0\%$ Note 5	-	14	ns
111 to 118	Propagation Delay Time, High to Low Output from Clock	t₽HL			Pins       3       to 11         4       to 10         5       to 9         6       to 8         8       to 6         9       to 5         10       to 4         11       to 3	-	18	
119 to 126	Output Enable Time to Low Level	t <sub>PZL</sub>	3003	3003 4(j)	$V_{CC} = 5.0V$ $C_L = 45 \text{pF} \pm 5.0\%$ $R_L = 667\Omega \pm 5.0\%$ Pins 1 to 11	-	30	ns
127 to 134	Output Enable Time to High Level	t₽ZH			1 to 10 1 to 9 1 to 8 13 to 3 13 to 4 13 to 5 13 to 6	-	23	
135 to 142	Output Disable Time from Low Level	t₽LZ	3003	4(j)	$V_{CC} = 5.0V$ $C_L = 5pF \pm 5.0\%$ $R_L = 667\Omega \pm 5.0\%$	-	20	ns
143 to 150	Output Disable Time from High Level	tрнz			Pins 1 to 11 1 to 10 1 to 9 1 to 8 13 to 3 13 to 4 13 to 5 13 to 6	-	25	

#### **NOTES**

- 1. Go-no-go test with  $V_{IL} = 0.3V$ ;  $V_{IH} = 3.0V$ ; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than one output should be shorted at a time, and only for 1 second maximum.
- 4. I<sub>CC</sub> is measured with transceivers enabled in one direction only, or with all transceivers disabled.
- 5. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.
- 6. Measurement performed during Qualification and Maintenance of Qualification testing only.



.

## TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND - 55(+5-0) °C

No.	CHARACTERISTICS	ACTERISTICS SYMBOL METHOD TEST TEST CONDITIONS		LIM	IITS	UNIT		
NO.	UTANAU LENIS TIUS	STMBUL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	МАХ	
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 11	Input Current High Level All Inputs	l <sub>iH1</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 2.7V (Pins 1-3-4-5-6-8-9-10-11- 13)	-	20	μA
12 to 13	Input Current High Level (Max. Input Voltage GAB and GBA Inputs)	I <sub>IH2</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 7.0V (Pins 1-13)	-	100	μА
14 to 21	Input Current High Level (Max. Input Voltage A and B Inputs)	lінз	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 5.5V (Pins 3-4-5-6-8-9-10-11)	-	100	μA
22 to 31	Input Clamp Voltage	V <sub>IC</sub>	3009	4(b)	V <sub>CC</sub> = 4.5V, I <sub>IN</sub> = - 18mA Note 2 (Pins 1-3-4-5-6-8-9-10-11- 13)	-	- 1.5	V
32 to 35	Input Current Low Level on A-Inputs	I <sub>IL1</sub>	3009	4(c)	$V_{CC} = 5.5V, V_{IN} = 0.4V$ $V_{IN}$ (Control Inputs) = 0.7V (Pins 3-4-5-6)	-	- 200	μA
36 to 39	Input Current Low Level on B-Inputs	I <sub>IL2</sub>	3009	4(c)	$V_{CC} = 5.5V, V_{IN} = 0.4V$ $V_{IN}$ (Control Inputs) = 2.0V (Pins 8-9-10-11)	-	- 200	μА
40 to 41	Input Current Low Level on GAB and GBA	I <sub>IL3</sub>	3009	4(c)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0.4V (Pins 1-13)	-	- 200	μА
42 to 49	Output Voltage Low Level	V <sub>OL</sub>	3007	4(d)	$V_{CC} = 4.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, I_{OL} = 12mA$ (Pins 3-4-5-6-8-9-10-11)	-	0.4	V
50 to 57	Output Voltage High Level	V <sub>OH1</sub>	3006	4(e)			-	V
58 to 65	Output Voltage High Level	V <sub>OH2</sub>	3006	4(e)	e) $V_{CC} = 4.5V, V_{IL} = 0.5V$ $V_{IH} = 2.0V, I_{OH} = -12mA$ (Pins 3-4-5-6-8-9-10-11)		-	V

NOTES: See Page 19.




PAGE 21

## TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND - 55(+5-0) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
NU.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	МАХ	UNIT
66 to 73	Off-state Output Current Low Level Applied	l <sub>OZL</sub>	3006	4(h)	$V_{CC} = 5.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, V_{OL} = 0.4V$ (Pins 3-4-5-6-8-9-10-11)	-	- 200	μА
74 to 81	Off-state Output Current High Level Applied	I <sub>OZH</sub>	3006	4(h)	$V_{CC} = 5.5V, V_{IL} = 0.7V$ $V_{IH} = 2.0V, V_{OH} = 2.7V$ (Pins 3-4-5-6-8-9-10-11)		40	μА
82 to 89	Output Current Short Circuit	los	3011	4(f)	V <sub>CC</sub> = 5.5V Note 3 (Pins 3-4-5-6-8-9-10-11)	- 40	- 225	mA
90	Supply Current Outputs Low	ICCL	3005	4(g)	V <sub>CC</sub> = 5.5V, V <sub>IL</sub> = 0.7V V <sub>IH</sub> = 2.0V Note 4 (Pin 14)	-	50	mA
91	Supply Current Outputs High	Іссн	3005	4(g)	V <sub>CC</sub> = 5.5V, V <sub>IL</sub> = 0.2V V <sub>IH</sub> = 2.0V Note 4 (Pin 14)	-	38	mA
92	Supply Current Output Disabled	lccz	3005	4(g)	V <sub>CC</sub> = 5.5V, V <sub>IL</sub> = 0.7V V <sub>IH</sub> = 2.0V Note 4 (Pin 14)	-	50	mA
93 to 102	Input Hysteresis Voltage	V <sub>H</sub>	-	4(i)	V <sub>CC</sub> = 4.5V Note 6 (Pins 1-3-4-5-6-8-9-10-11- 13)	0.2	-	V


NOTES: See Page 19.



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

#### FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

#### FIGURE 4(b) - INPUT CLAMP VOLTAGE




#### **NOTES**

1. Each input to be tested separately.

- NOTES
- 1. Each input to be tested separately.


#### FIGURE 4(c) - LOW LEVEL INPUT CURRENT



#### **NOTES**


1. Each input to be tested separately.

#### FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE



#### **NOTES**


1. See Figure 3(b) for low level output.



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE


#### FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT



#### **NOTES**

1. See Figure 3(b) for high level output.


FIGURE 4(g) - SUPPLY CURRENT



#### NOTES

1. See Figure 3(b) for high level output.

#### FIGURE 4(h) - OFF-STATE OUTPUT CURRENT



#### **NOTES**

1. See Note 4 for Table 2.

See Figure 3(b) for Low, High or Off-State Output.


#### **NOTES**

1. See Figure 3(b) for high level output.



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(i) - INPUT HYSTERESIS VOLTAGE



#### **NOTES**


- 1. V<sub>H</sub> shall be derived as follows:-
  - (i) Slowly increase input voltage (V<sub>IN</sub>) from 0 Volt until the output condition (V<sub>OUT</sub>) changes. Record the value of V<sub>IN</sub> at which the change occurs and call it V<sub>TP</sub>.
  - (ii) Slowly decrease input voltage ( $V_{IN}$ ) from 5 Volts until the output condition changes. Record the value of  $V_{IN}$  at which the change occurs and call it  $V_{TN}$ .
  - (iii)  $V_H = V_{TP} V_{TN}$ .
- 2. Measurement of 'A' inputs shall be performed with  $\overline{G}AB = GBA = 0.7V$  and measurement of 'B' inputs with  $\overline{G}AB = GBA = 2.0V$ . Inputs not under test shall be open.
- 3. For measurement of  $\overline{G}$  inputs, one output shall be monitored and the input conditions for that output shall be such that the output is high when enabled. When testing  $\overline{G}AB$  input,  $\overline{G}BA = 0.7V$  and when testing  $\overline{G}BA$ ,  $\overline{G}AB = 2.0V$ . Inputs not under test shall be open.




#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(i) - DYNAMIC TEST AND SWITCHING WAVEFORMS

#### LOAD CIRCUIT FOR 3-STATE OUTPUTS



#### VOLTAGE WAVEFORMS - PROPAGATION DELAY TIMES






Rev. 'A'

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(i) - DYNAMIC TEST AND SWITCHING WAVEFORMS (CONTINUED)



#### VOLTAGE WAVEFORMS - ENABLE AND DISABLE TIMES

#### NOTES

- CL = 45pF or 5pF ± 5% (see Table 2), including scope, wiring and stray capacitance without package in test 1. fixture.
- 2. All diodes are 1N916 or 1N3064.
- 3.  $R_{L} = 667\Omega \pm 5\%$ .
- 4. Waveform 1 : Is for an output with internal conditions such that the output is low except when disabled by the output control.
  - Waveform 2 1 Is for an output with internal condition such that the output is high except when disabled by the output control.
- 5. All input pulses are supplied by generators having the following characteristics:- PRR<1.0MHz, Zout=50Ω,  $t_r < 15$ ns and  $t_f \le 6.0$ ns and  $t_p = 0.5$ µs.
- 6. When measuring propagation delay time of 3-state output S1 and S2 are closed.



ISSUE 2

#### **TABLE 4 - PARAMETER DRIFT VALUES**

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2 to 21	Input Current High Level	lін	As per Table 2	As per Table 2	±20 or (1) ±0.5	% µА
32 to 41	Input Current Low Level	ίιL	As per Table 2	As per Table 2	±18	μА
42 to 49	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	±60	mV
50 to 57	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	±240	mV

#### NOTES


1. Whichever is greater, referred to the initial value.

#### TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST


No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	· T <sub>amb</sub>	+ 125( + 0 – 5)	°C
2	Power Supply Voltage	V <sub>CC</sub>	+5(+0.5-0)	V
3	Pulse Voltage	V <sub>GEN</sub>	0.5 max. to 3.0 min.	V
4	Frequency	f	100 (See Note 1)	Hz
5	Fan-out	-	10	-
6	Rise Time	t <sub>r</sub>	50 max.	μs
7	Fall Time	t <sub>f</sub>	50 max.	μs
8	Duty Cycle	-	20 min.	%

#### **NOTES**

1. Tolerance ±10%.



### FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



#### **NOTES**

1.  $R = 1.2k\Omega$ .



#### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> <u>SPECIFICATION NO. 9000)</u>

#### 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb}$  = +22 ± 3 °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be  $T_{amb}$  = +150(+0-5) °C.



## TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

No	No. CHARACTERISTICS		SPEC. AND/OR	TEST	CHAN	ge limits	UNIT
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	CONDITIONS	(Δ)	ABSOLUTE	UNIT
2 to 11	Input Current High Level 1	l <sub>iH1</sub>	As per Table 2	As per Table 2	<u>±</u> 1.0	-	μА
12 to 13	Input Current High Level 2	I <sub>iH2</sub>	As per Table 2	As per Table 2	-	100	μА
32 to 41	Input Current Low Level	l <sub>IL</sub>	As per Table 2	As per Table 2	<u>+</u> 12	-	μА
42 to 49	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	±60	-	mV
50 to 57	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	±240	-	mV
90	Supply Current Outputs Low	ICCL	As per Table 2	As per Table 2	<u>+</u> 20	-	%
91	Supply Current Outputs High	Іссн	As per Table 2	As per Table 2	±20	-	%



#### APPENDIX 'A'

Page 1 of 1

#### AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS				
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.				
Para. 4.2.2 Prior to Die Shear Test TIF may perform a Radiographic Inspection randomly chosen samples to be subjected to this test, using TIF de TIF 50.42-3002.					
Para. 4.2.3 Radiographic Inspection may be performed using TIF document TIF 50.42-3					