

Page 1 of 19

# TRANSISTORS, POWER, MOSFET, N-CHANNEL, RAD-HARD BASED ON TYPES BUY25CS04J, BUY25CS12J

ESCC Detail Specification No. 5205/026

Issue 4	May 2023
---------	----------



Document Custodian: European Space Agency - see https://escies.org





# **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2023. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.

# ESCC Detail Specification

No. 5205/026

PAGE 3

ISSUE 4

# **DOCUMENTATION CHANGE NOTICE**

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
1562	Specification upissued to incorporate changes per DCR.



# ESCC Detail Specification

PAGE 4

No. 5205/026

ISSUE 4

# **TABLE OF CONTENTS**

1	GENERAL	5
1.1	SCOPE	5
1.2	APPLICABLE DOCUMENTS	5
1.3	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	5
1.4	THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS	5
1.4.1	The ESCC Component Number	5
1.4.2	Component Type Variants	5
1.5	MAXIMUM RATINGS	6
1.6	HANDLING PRECAUTIONS	8
1.7	PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION	9
1.7.1	Leadless Chip Carrier Package (SMD0.5) - 3 Terminals	g
1.8	FUNCTIONAL DIAGRAM	10
1.9	MATERIALS AND FINISHES	10
2	REQUIREMENTS	10
2.1	GENERAL	10
2.1.1	Deviations from the Generic Specification	10
2.1.1.1	Deviations from Screening Tests - Chart F3	10
2.1.1.2	Deviations from Qualification and Periodic Tests - Chart F4	10
2.2	MARKING	11
2.3	WAFER LOT ACCEPTANCE	11
2.4	ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES	11
2.4.1	Room Temperature Electrical Measurements	11
2.4.2	High and Low Temperatures Electrical Measurements	13
2.4.3	Notes to Room, High and Low Temperatures Electrical Measurements	13
2.5	PARAMETER DRIFT VALUES	14
2.6	INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS	15
2.7	HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS	15
2.8	HIGH TEMPERATURE STEADY-STATE GATE BIAS BURN-IN CONDITIONS	16
2.9	OPERATING LIFE CONDITIONS	16
2.10	TOTAL DOSE RADIATION TESTING	17
2.10.1	Bias Conditions and Total Dose Level for Total Dose Radiation Testing	17
2.10.2	Electrical Measurements for Total Dose Radiation Testing	17
APPEND	IX A	18

No. 5205/026 ISSUE 4

#### 1 **GENERAL**

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

#### 1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 5000
- (b) MIL-STD-750, Test Methods and Procedures for Semiconductor Devices
- (c) MIL-STD-883, Test Method Standard Microelectronics

#### 1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

#### 1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

#### 1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows:

Example: 520502601R

Detail Specification Reference: 5205026

Component Type Variant Number: 01 (as required)
 Total Dose Radiation Level Letter: R (as required)

#### 1.4.2 <u>Component Type Variants</u>

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	I <sub>DS</sub> @ T <sub>case</sub> ≤ +25°C max (A) (Note 1)	I <sub>DS</sub> @ T <sub>case</sub> = +100°C max (A) (Note 1)	$r_{DS(on)}$ @ $T_{amb}$ = +25°C $max (m\Omega)$ (Note 2)	Case (Note 3)	Weight max (g)	Total Dose Radiation Level Letter (Note 4)
01	BUY25CS12J-01	12.4	8	130	SMD0.5	1.1	R [100kRAD(Si)]
02	BUY25CS04J-01	4.4	3	400	SMD0.5	1.1	R [100kRAD(Si)]
03	BUY25CS12J-02	12.4	8	130	SMD0.5	1.1	R [100kRAD(Si)]
04	BUY25CS04J-02	4.4	3	400	SMD0.5	1.1	R [100kRAD(Si)]

#### **NOTES:**

- See Para. 1.5.
- 2. See Para. 2.4.1.
- 3. See Para. 1.7.
- 4. Total dose radiation level letters are defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.



# 1.5 <u>MAXIMUM RATINGS</u>

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.


Characteristics	Symbols	Maximum Ratings	Units	Remarks
Drain-Source Voltage	V <sub>DS</sub>	250	V	Note 1
Gate-Source Voltage	V <sub>G</sub> S	±20	V	
Drain Current (Continuous)	IDS	Note 2	Α	At T <sub>case</sub> ≤ +25°C Notes 1, 3, 4
		Note 2	Α	At T <sub>case</sub> = +100°C Notes 3, 4
Drain Current (Pulsed)	I <sub>DM</sub>		Apk	At T <sub>case</sub> ≤ +25°C Notes 1, 3
Variants 01, 03:		50		
Variants 02, 04:		18		
Power Dissipation	P <sub>tot</sub>		W	Note 5
Variants 01, 03:		75		
Variants 02, 04:		20		
Avalanche Energy (Single Pulse)	Eas		mJ	
Variants 01, 03:		60		
Variants 02, 04:		30		
Operating Temperature Range	Top	-55 to +150	°C	T <sub>amb</sub>
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C	
Junction Temperature	Tj	+150	°C	
Soldering Temperature	T <sub>sol</sub>	+250	°C	Note 6
Thermal Resistance, Junction-to-Case	R <sub>th(j-c)</sub>		°C/W	
Variants 01, 03:		1.66		
Variants 02, 04:		3		




#### NOTES:

1. Safe Operating Area applies as follows:

# VARIANTS 01, 03









- 2. See Para. 1.4.2 for I<sub>DS</sub> value.
- 3. T<sub>case</sub> is measured on the PCB at the soldering point to the Drain terminal.
- 4. For  $T_{case} > +25$ °C, derate as follows:

$$I_{DS} = \sqrt{\frac{T_{jmax} - T_{case}}{(R_{th(j-c)}) \times (r_{DS(on)}at \ T_{jmax})}}$$

where  $r_{DS(on)}$  at  $T_{jmax}$  =

- Variants 01, 03: 490mΩ
- Variants 02, 04: 2.15Ω.
- 5. For  $T_{case} > +25$ °C, derate linearly to 0W at  $T_{case} = +150$ °C.
- 6. Duration 10 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

## 1.6 <u>HANDLING PRECAUTIONS</u>


These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 1 per ESCC Basic Specification No. 23800 with a Minimum Critical Path Failure Voltage of 1000V for Variants 01, 03, 900V for Variant 02 and 700V for Variant 04.



# 1.7 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION

# 1.7.1 <u>Leadless Chip Carrier Package (SMD0.5) - 3 Terminals</u>



Symbola	Dimensions mm		
Symbols	Min	Max	
Α	7.35	7.69	
В	9.97	10.41	
С	-	3.3	
D	7.14	7.39	
E	5.59	5.84	
F	0.76	-	
G	2.92	3.18	
Н	0.76	-	
I	2.29	2.54	

# **NOTES:**


The terminal identification is specified by the component's geometry. Terminal identification: terminal 1 = Drain, terminal 2 = Gate, terminal 3 = Source.



#### 1.8 FUNCTIONAL DIAGRAM

Terminal 1: Drain Terminal 2: Gate

Terminal 3: Source



#### NOTES:

The case is not connected to any terminal.

#### 1.9 MATERIALS AND FINISHES

Materials and finishes shall be as follows:

- (a) Case
  - The case shall be hermetically sealed and have a ceramic/metal body.
- (b) Terminals

The terminal material and finish shall be Q14 in accordance with the requirements of ESCC Basic Specification No. 23500.

### 2 **REQUIREMENTS**

#### 2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

#### 2.1.1 Deviations from the Generic Specification

#### 2.1.1.1 Deviations from Screening Tests - Chart F3

- (a) Verification of Safe Operating Area: The Safe Operating Area shall be verified by performing the Thermal Impedance (Z<sub>th(j-s)</sub>) ΔV<sub>SD</sub> test specified in Para. 2.4.1 Room Temperature Electrical Measurements.
- (b) Particle Impact Noise Detection may be performed at any point after Temperature Cycling, prior to Seal.
- (c) Power Burn-in: A high temperature steady-state gate bias test (HTGB) (see Para. 2.8) shall be performed instead of Power Burn-in.

#### 2.1.1.2 Deviations from Qualification and Periodic Tests - Chart F4

(a) Terminal Strength is not applicable.

No. 5205/026 ISSUE 4

#### 2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) The ESCC qualified components symbol (for ESCC qualified components only).
- (b) The ESCC Component Number (see Para. 1.4.1).
- (c) Traceability information.

#### 2.3 WAFER LOT ACCEPTANCE

A SEM inspection shall be performed as specified in the ESCC Generic Specification.

#### 2.4 <u>ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES</u>

Electrical measurements shall be performed at room, high and low temperatures. Consolidated notes are given in Para. 2.4.3.

#### 2.4.1 Room Temperature Electrical Measurements

Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +25 ±3°C.

Characteristics			Test Conditions	Lin	nits	Units
		Test Method		Min	Max	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	3407	$V_{GS} = 0V$ , $I_D = 0.25mA$ Bias condition C	250	-	V
Gate-to-Source Threshold Voltage	V <sub>GS(th)</sub>	3403	V <sub>DS</sub> ≥ V <sub>GS</sub> , I <sub>D</sub> = 1mA	2	4	V
Gate-to-Source Leakage Current	Igss	3411	$V_{GS}$ = ±20V, $V_{DS}$ = 0V Bias condition C	-100	+100	nA
Drain Current	I <sub>DSS</sub>	3413	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 200V Bias condition C	ı	25	μA
Static Drain-to-Source On Resistance	r <sub>DS(on)</sub>	3421	V <sub>GS</sub> = 10V, Note 1 Variants 01, 03: I <sub>D</sub> = 8A: Variants 02, 04: I <sub>D</sub> = 3A:	1 1	130 400	mΩ
Source-to-Drain Diode Forward Voltage	V <sub>SD</sub>	4011	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 12.4A, Note 1	-	1.2	V
Thermal Impedance	Z <sub>th(j-c)</sub>	3161	Note 2 Variants 01, 03: Variants 02, 04:	-	1.14 2.18	°C/W
Turn-on Delay Time	t <sub>d(on)</sub>	3472	$V_{GS}$ = 10V, $R_{G}$ = 4.7 $\Omega$ $V_{DS}$ = 125V, Note 3 Variants 01, 03: $I_{D}$ = 8A: Variants 02, 04: $I_{D}$ = 3A:	-	25 14	ns
Rise Time	t <sub>r</sub>	3472	$V_{GS}$ = 10V, $R_{G}$ = 4.7 $\Omega$ $V_{DS}$ = 125V, Note 3 Variants 01, 03: $I_{D}$ = 8A: Variants 02, 04: $I_{D}$ = 3A:	-	25 14	ns



ISSUE 4

Characteristics	Symbols	MIL-STD-750	Test Conditions	Lin	nits	Units
		Test Method		Min	Max	
Turn-off Delay Time	t <sub>d(off)</sub>	3472	$V_{GS}$ = 10V, $R_{G}$ = 4.7 $\Omega$ $V_{DS}$ = 125V, Note 3 Variants 01, 03: $I_{D}$ = 8A: Variants 02, 04: $I_{D}$ = 3A:	-	35 20	ns
Fall Time	t <sub>f</sub>	3472	$V_{GS}$ = 10V, $R_{G}$ = 4.7 $\Omega$ $V_{DS}$ = 125V, Note 3 Variants 01, 03: $I_{D}$ = 8A: Variants 02, 04: $I_{D}$ = 3A:		20 16	ns
Reverse Recovery Time	t <sub>rr</sub>	3473	V <sub>DD</sub> ≤ 50V, di/dt = 100A/μs Note 3 Variants 01, 03: I <sub>SD</sub> = 12.4A: Variants 02, 04: I <sub>SD</sub> = 4.4A:	-	400 250	ns
Input Capacitance	Ciss	3431	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 100V f = 1MHz, Note 3 Variants 01, 03: Variants 02, 04:	1.3 -	1.9 0.7	nF
Output Capacitance	Coss	3453	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 100V f = 1MHz, Note 3 Variants 01, 03: Variants 02, 04:	90 -	150 60	pF
Reverse Transfer Capacitance	Crss	3433	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 100V f = 1MHz, Note 3	1	6 3 11 8	pF
Total Gate Charge	Qg	3471	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 125V Note 3 Variants 01, 03: I <sub>D</sub> = 12.4A: Variants 02, 04: I <sub>D</sub> = 4.4A:		42 10	nC
Gate-to-Source Charge	Qgs	3471	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 125V I <sub>D</sub> = 12.4A, Note 3 Variants 01, 03: Variants 02, 04:	-	15 10	nC
Gate-to-Drain Charge	Qgd	3471	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 125V I <sub>D</sub> = 12.4A, Note 3 Variants 01, 03: Variants 02, 04:		15 10	nC

No. 5205/026 ISSUE 4

#### 2.4.2 <u>High and Low Temperatures Electrical Measurements</u>

Characteristics	Symbols	MIL-STD-750	Test Conditions	Lin	nits	Units
		Test Method	Note 4	Min	Max	
Gate-to-Source Threshold Voltage	V <sub>GS(th)</sub>	3403	T <sub>amb</sub> = +125 (+0 -5)°C V <sub>DS</sub> ≥ V <sub>GS</sub> , I <sub>D</sub> = 1mA	1.5	-	V
			$T_{amb} = -55 (+5 -0)^{\circ}C$ $V_{DS} \ge V_{GS}$ , $I_D = 1mA$	ı	5	V
Gate-to-Source Leakage Current	Igss	3411	$T_{amb}$ = +125 (+0 -5)°C $V_{GS}$ = ±20V, $V_{DS}$ = 0V Bias condition C	-200	+200	nA
Drain Current	I <sub>DSS</sub>	3413	$T_{amb}$ = +125 (+0 -5)°C $V_{GS}$ = 0V, $V_{DS}$ = 200V Bias condition C	-	250	μA
Static Drain-to-Source On Resistance	r <sub>DS(on)</sub>	3421	T <sub>amb</sub> = +125 (+0 -5)°C V <sub>GS</sub> = 10V, Note 1			mΩ
			Variants 01, 03: I <sub>D</sub> = 8A: Variants 02, 04: I <sub>D</sub> = 3A:	-	300 900	

#### 2.4.3 Notes to Room, High and Low Temperatures Electrical Measurements

- 1. Pulsed measurement: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 2. The  $Z_{th(j-c)}$  limit is guaranteed by performing a  $\Delta V_{SD}$  (go-no-go) test. The following test conditions and limits shall apply:
  - V<sub>DS</sub> = 20V
  - t<sub>M</sub> < 75µs
  - I<sub>M</sub> = 10mA
  - t<sub>H</sub> = 25ms
  - I<sub>H</sub> = 1.2A (Variants 01, 03), 0.67A (Variants 02, 04)
  - V<sub>SD</sub> = 40mV minimum, 60mV maximum
- 3. Read and record measurements shall be performed on a sample of 32 components with 0 failures allowed. Alternatively a 100% inspection may be performed.
- 4. Read and record measurements shall be performed on a sample of 5 components with 0 failures allowed. Alternatively a 100% inspection may be performed.



# 2.5 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +25 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.4.1 Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Limits	Limits	
		Drift	Absolute		
		Value Δ	Min	Max	
Gate-to-Source Threshold Voltage	V <sub>GS(th)</sub>	±20%	2	4	V
Gate-to-Source Leakage Current	Igss	±20 or (1) ±100%	-100	+100	nA
Drain Current	Ipss	±10 or (1) ±100%	-	25	μА
Static Drain-to-Source On Resistance (Note 2)	r <sub>DS(on)</sub>	±20% (3)			mΩ
Variants 01, 03: Variants 02, 04:			-	130 400	

#### **NOTES:**

- 1. Whichever is the greater.
- 2. Measured only prior to HTRB Burn-in and after HTGB Burn-in.
- 3. Referred to the measurement prior to HTRB Burn-in.



#### 2.6 <u>INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS</u>

Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +25 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.4.1 Room Temperature Electrical Measurements.

The limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Limits	Limits	
		Drift	Abso	Absolute	
		Value Δ	Min	Max	
Gate-to-Source Threshold Voltage	$V_{GS(th)}$	±20%	2	4	V
Gate-to-Source Leakage Current	Igss	±20 or (1) ±100%	-100	+100	nA
Drain Current	I <sub>DSS</sub>	±10 or (1) ±100%	-	25	μА
Static Drain-to-Source On Resistance Variants 01, 03: Variants 02, 04:	r <sub>DS(on)</sub>	±20%	- -	130 400	mΩ

#### NOTES:

#### 2.7 HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS

HTRB Burn-in shall be performed in accordance with MIL-STD-750, Test Method 1042, Test Condition A with the following conditions:

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+150 (+0 -5)	°C
Drain-to-Source Voltage	$V_{DS}$	200 (Note 1)	V
Gate-to-Source Voltage	$V_{GS}$	0	V
Duration	t	240 minimum	hours

#### NOTES:

1. Voltage may be switched off during cool down.

Whichever is greater.



#### 2.8 <u>HIGH TEMPERATURE STEADY-STATE GATE BIAS BURN-IN CONDITIONS</u>

HTGB Burn-in shall be performed in accordance with MIL-STD-750, Test Method 1042, Test Condition B with the following conditions:

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+150 (+0 -5)	°C
Drain-to-Source Voltage	$V_{DS}$	0	٧
Gate-to-Source Voltage	$V_{GS}$	16	V
Duration	t	48 minimum	hours

#### 2.9 OPERATING LIFE CONDITIONS

Operating Life shall consist of High Temperature Reverse Bias in accordance with MIL-STD-750, Test Method 1042, Test Condition A, followed by High Temperature Steady-State Gate Bias in accordance with MIL-STD-750, Test Method 1042, Test Condition B. The test conditions are as follows:

#### High Temperature Reverse Bias Conditions

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+150 (+0 -5)	°C
Drain-to-Source Voltage	V <sub>DS</sub>	200 (Note 1)	V
Gate-to-Source Voltage	V <sub>G</sub> S	0	V
Duration	t	1000 minimum	Hours

#### High Temperature Steady-State Gate Bias Conditions

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	+150 (+0 -5)	°C
Drain-to-Source Voltage	V <sub>DS</sub>	0	V
Gate-to-Source Voltage	V <sub>GS</sub>	16	V
Duration	t	1000 minimum	hours

#### **NOTES:**

1. Voltage may be switched off during cool down.



# 2.10 TOTAL DOSE RADIATION TESTING

# 2.10.1 <u>Bias Conditions and Total Dose Level for Total Dose Radiation Testing</u> The following bias condition shall be used during irradiation testing:

The following bias condition shall be used during irradia

 $V_{GS} = +15V$ 

 $V_{DS} = 0V$ 

The total dose level applied shall be as specified in Para. 1.4.2 or in the Purchase Order.

#### 2.10.2 <u>Electrical Measurements for Total Dose Radiation Testing</u>

Prior to irradiation testing the devices shall have successfully met Para. 2.4.1 Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at T<sub>amb</sub> = +25 ±3°C.

Unless otherwise specified the test methods and test conditions shall be as per the corresponding test defined in Para. 2.4.1 Room Temperature Electrical Measurements.

The parameters to be measured during and on completion of irradiation testing are shown below.

Characteristics	Symbols	Limits		Units	
		Drift Value	Absolute		
		(Δ)	Min	Max	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	±20%	250	-	V
Gate-to-Source Threshold Voltage	$V_{GS(th)}$	+10%, -50%	2	4	V
Gate-to-Source Leakage Current	Igss	±20	-100	+100	nA
Drain Current	IDSS	-	ı	25	μΑ
Static Drain-to-Source On Resistance	r <sub>DS(on)</sub>	±20%			mΩ
Variants 01, 03:			-	130	
Variants 02, 04:			-	400	
Source-to-Drain Diode Forward Voltage	V <sub>SD</sub>	±10%	-	1.2	V



# APPENDIX A AGREED DEVIATIONS FOR INFINEON TECHNOLOGIES (D)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 1.4.2 Component Type Variants	The following note applies: Variants 01, 02 originate from an 8 inch wafer process. Variants 03, 04 originate from a 12 inch wafer process.
Para. 2.1.1 Deviations from the Generic Specification: Production Control - Chart F2	The 3 component sample Dimension Check need only be performed once on each component package production lot.
Para. 2.1.1.1 Deviations from Screening Tests - Chart F3	Temperature Cycling shall be performed in accordance with MIL-STD-883, Test Method 1010, Test Condition C, 20 cycles at maximum storage temperature rating specified in the Detail Specification.
	High and Low Temperatures Electrical Measurements may be performed at any point after High Temperature Steady-State Gate Bias Burn-in, prior to Seal, but shall still count towards Check for Lot Failure.
	Radiographic Inspection is not applicable.
	Seal, Fine Leak shall be performed in accordance with MIL-STD-883, Test Method 1014, Test Condition A1 or A2.
	Solderability is not applicable unless otherwise stipulated in the Purchase Order.
Para. 2.1.1.2 Deviations from Qualification and Periodic Tests - Chart F4	Temperature Cycling shall be performed in accordance with MIL-STD-883, Test Method 1010, Test Condition C, 100 cycles at maximum storage temperature rating specified in the Detail Specification.
	Seal, Fine Leak shall be performed in accordance with MIL-STD-883, Test Method 1014, Test Condition A1 or A2.
Para. 2.2 Marking	For the purposes of marking of the ESCC Component Number on the body of the component, the Variant Number may be marked as a single digit (e.g. 1 for Variant 01). Otherwise, the full ESCC Component Number shall be used.
Para. 2.4.1 Room Temperature Electrical Measurements	The read and record 32 component sample electrical measurements for characteristics $t_{d(on)}$ , $t_r$ , $t_{d(off)}$ , $t_f$ , $t_{rr}$ , $C_{iss}$ , $C_{oss}$ , $C_{rss}$ , $Q_g$ , $Q_{gs}$ and $Q_{gd}$ need only be performed once on each wafer lot used to supply components to this specification. Any failure shall result in rejection of the wafer lot. The sample measurement may be performed at any time during production.




# ADDITIONAL DATA - INFINEON TECHNOLOGIES (D)

# (a) Derating for Space Application

These components are susceptible to Single Event Gate Rupture if operated in a space environment unless the following derating is applied:

# SINGLE EVENT SAFE OPERATING AREA - VARIANTS 01, 02



#### SINGLE EVENT SAFE OPERATING AREA - VARIANTS 03, 04

