

Page 1 of 23

TRANSISTORS, POWER, MOSFET, N-CHANNEL, RAD-HARD BASED ON TYPES BUY15CS23J, BUY15CS23K, BUY15CS45B, BUY15CS57A

ESCC Detail Specification No. 5205/031

Issue 2 May 2023



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2023. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



DOCUMENTATION CHANGE NOTICE

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
1562	Specification upissued to incorporate changes per DCR.



ESCC Detail Specification

ication PAGE 4

No. 5205/031 ISSUE 2

TABLE OF CONTENTS

1	GENERAL	5
1.1	SCOPE	5
1.2	APPLICABLE DOCUMENTS	5
1.3	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	5
1.4	THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS	6
1.4.1	The ESCC Component Number	6
1.4.2	Component Type Variants	6
1.5	MAXIMUM RATINGS	7
1.6	HANDLING PRECAUTIONS	10
1.7	PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION	11
1.7.1	Leadless Chip Carrier Package (SMD0.5 and SMD2) – 3 Terminals	11
1.7.2	TO-257AA and TO-254AA Packages – 3 Terminals	12
1.8	FUNCTIONAL DIAGRAM	13
1.9	MATERIALS AND FINISHES	13
2	REQUIREMENTS	13
2.1	GENERAL	13
2.1.1	Deviations from the Generic Specification	13
2.1.1.1	Deviations from Screening Tests - Chart F3	13
2.1.1.2	Deviations from Qualification and Periodic Tests - Chart F4	13
2.2	MARKING	14
2.3	WAFER LOT ACCEPTANCE	14
2.4	TERMINAL STRENGTH	14
2.5	ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES	14
2.5.1	Room Temperature Electrical Measurements	14
2.5.2	High and Low Temperatures Electrical Measurements	17
2.5.3	Notes to Room, High and Low Temperatures Electrical Measurements	17
2.6	PARAMETER DRIFT VALUES	18
2.7	INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS	19
2.8	HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS	19
2.9	HIGH TEMPERATURE STEADY-STATE GATE BIAS BURN-IN CONDITIONS	20
2.10	OPERATING LIFE CONDITIONS	20
2.11	TOTAL DOSE RADIATION TESTING	21
2.11.1	Bias Conditions and Total Dose Level for Total Dose Radiation Testing	21
2.11.2	Electrical Measurements for Total Dose Radiation Testing	21
APPEND	IX A	22



1 GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

1.2 <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 5000
- (b) MIL-STD-750, Test Methods and Procedures for Semiconductor Devices
- (c) MIL-STD-883, Test Method Standard Microelectronics

1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.



1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows:

Example: 520503101R

Detail Specification Reference: 5205031

Component Type Variant Number: 01 (as required)Total Dose Radiation Level Letter: R (as required)

1.4.2 <u>Component Type Variants</u>

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	I _{DS} @ T _{case} ≤ +25°C max (A) (Note 1)	I _{DS} @ T _{case} = +100°C max (A) (Note 1)	$r_{DS(on)}$ @ $T_{amb} = +25^{\circ}C$ max (m Ω) (Note 2)	Case (Note 3)	Terminal Material and Finish (Note 4)	Weight max (g)	Total Dose Radiation Level Letter (Note 5)
01	BUY15CS23J-01	23	15	60	SMD0.5	Q14	1.1	R [100kRAD(Si)]
02	BUY15CS57A-01	57	45	11	SMD2	Q14	3.3	R [100kRAD(Si)]
03	BUY15CS23K-01	23	15	60	TO-257AA	D14 or H14	5.1	R [100kRAD(Si)]
04	BUY15CS45B-01	45	35	27	TO-254AA	D14 or H14	9.5	R [100kRAD(Si)]
05	BUY15CS23J-02	23	15	60	SMD0.5	Q14	1.1	R [100kRAD(Si)]
06	BUY15CS57A-02	57	45	11	SMD2	Q14	3.3	R [100kRAD(Si)]
07	BUY15CS23K-02	23	15	60	TO-257AA	D14 or H14	5.1	R [100kRAD(Si)]
08	BUY15CS45B-02	45	35	27	TO-254AA	D14 or H14	9.5	R [100kRAD(Si)]

NOTES:

- 1. See Para. 1.5.
- 2. See Para. 2.5.1.
- 3. See Para. 1.7 for Pin Out.
- 4. The lead material and finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.
- 5. Total dose radiation level letters are defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.



1.5 <u>MAXIMUM RATINGS</u>

The maximum ratings shall not be exceeded at any time during use or storage.


Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Drain-Source Voltage	V _{DS}	150	V	Note 1
Gate-Source Voltage	V _G s	±20	V	
Drain Current (Continuous)	I _{DS}	Note 2	A	At T _{case} ≤ +25°C Notes 1, 3, 4
		Note 2	Α	At T _{case} = +100°C Notes 3, 4
Drain Current (Pulsed) Variants 01, 05: Variants 02, 06: Variants 03, 07: Variants 04, 08:	Ідм	93 224 93 180	Apk	At T _{case} ≤ +25°C Notes 1, 3
Power Dissipation Variants 01, 05: Variants 02, 06: Variants 03, 07: Variants 04, 08:	P _{tot}	75 250 75 208	W	Note 5
Avalanche Energy (Single Pulse) Variants 01, 05: Variants 02, 06: Variants 03, 07: Variants 04, 08:	Eas	90 520 90 380	mJ	
Operating Temperature Range	Тор	-55 to +150	°C	T _{amb}
Storage Temperature Range	T _{stg}	-55 to +150	°C	
Junction Temperature	Tj	+150	°C	
Soldering Temperature	T _{sol}	+250	°C	Note 6
Thermal Resistance, Junction-to-Case Variants 01, 05: Variants 02, 06: Variants 03, 07: Variants 04, 08:	R _{th(j-c)}	1.66 0.5 1.66 0.6	°C/W	


NOTES:

1. Safe Operating Area applies as follows:

VARIANTS 01, 05




VARIANTS 02, 06




ISSUE 2



VARIANTS 03, 07



VARIANTS 04, 08





- 2. See Para. 1.4.2 for I_{DS} value.
- 3. T_{case} is measured on the PCB at the soldering point to the Drain terminal.
- 4. For $T_{case} > +25^{\circ}C$, derate as follows:

$$I_{DS} = \sqrt{\frac{T_{jmax} - T_{case}}{(R_{th(j-c)}) \times (r_{DS(on)}at \ T_{jmax})}}$$

where $r_{DS(on)}$ at T_{jmax} =

- Variant 01, 05: 110mΩ
- Variant 02, 06: 20mΩ
- Variant 03, 07: 110mΩ
- Variant 04, 08: 53mΩ
- 5. For $T_{case} > +25$ °C, derate linearly to 0W at $T_{case} = +150$ °C.
- 6. Duration 10 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

1.6 HANDLING PRECAUTIONS

The TO-257AA and TO-254AA packages contain Beryllium Oxide (BeO) and therefore must not be ground, machined, sandblasted or subjected to any mechanical operation which will produce dust. The case must not be subjected to any chemical process (e.g. etching) which will produce fumes.

These devices shall not be handled by the terminals.


These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 1 per ESCC Basic Specification No. 23800 with a Minimum Critical Path Failure Voltage of 1000V.



1.7 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION

1.7.1 <u>Leadless Chip Carrier Package (SMD0.5 and SMD2) – 3 Terminals</u>




Symbols	Dimensions (mm)					
	Variants 01,	05 (SMD0.5)	Variants 02	, 06 (SMD2)		
	Min Max		Min	Max		
А	7.35	7.69	13.14	13.54		
В	9.97	10.41	17.3	17.75		
С	-	3.3	-	3.75		
D	7.14	7.39	11.05	11.3		
Е	5.59	5.84	11.94	12.19		
F	0.76	-	0.89	-		
G	2.92	3.18	3.86	4.11		
Н	0.76	-	1.27	-		
I	2.29	2.54	3.43	3.68		


NOTES:

1. The terminal identification is specified by the component's geometry. The terminal identification shall be: terminal 1 = Drain, terminal 2 = Gate, terminal 3 = Source.



1.7.2 <u>TO-257AA and TO-254AA Packages – 3 Terminals</u>






Symbols	Dimensions (mm)						
	Variants 03, 0	7 (TO-257AA)	Variants 04, 08 (TO-254A				
	Min	Max	Min	Max			
А	10.4	10.8	13.5	13.9			
В	10.4	10.8	13.5	13.9			
С	16.2	16.8	19.9	20.4			
D	13.1	13.9	16.8	17.5			
Е	4.8	5.4	6.4	6.9			
F	0.9	1.1	1	1.3			
G	G 3.5 3.7		3.5	3.8			
Н	14	19	12.9	15			
I	2.7	3.2	3.6	4			
K	2.54 BSC	2.54 BSC	3.81 BSC	3.81 BSC			
L	0.6	1	0.8	1.2			
М	-	1.3	-	1.3			

NOTES:

The terminal identification is specified by the component's geometry. The terminal identification shall be: terminal 1 = Drain, terminal 2 = Source, terminal 3 = Gate.



1.8 <u>FUNCTIONAL DIAGRAM</u>



NOTES:

1. The case is not connected to any terminal.

1.9 MATERIALS AND FINISHES

Materials and finishes shall be as follows:

- (a) Case
 The case shall be hermetically sealed and have a ceramic/metal body.
- (b) Terminals
 As specified in Para. 1.4.2.

2 REQUIREMENTS

2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

2.1.1 <u>Deviations from the Generic Specification</u>

2.1.1.1 Deviations from Screening Tests - Chart F3

- (a) Verification of Safe Operating Area: The Safe Operating Area shall be verified by performing the Thermal Impedance $(Z_{th(j-c)}) \Delta V_{SD}$ test specified in Para. 2.5.1 Room Temperature Electrical Measurements.
- (b) Particle Impact Noise Detection may be performed at any point after Temperature Cycling, prior to Seal.
- (c) Power Burn-in: A high temperature steady-state gate bias test (HTGB) (see Para. 2.9) shall be performed instead of Power Burn-in.

2.1.1.2 Deviations from Qualification and Periodic Tests - Chart F4

(a) Terminal Strength is not applicable for Variants 01, 02, 05, 06.



2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) The ESCC Qualified Component symbol (for ESCC qualified components only).
- (b) The ESCC Component Number (see Para. 1.4.1).
- (c) Traceability information.

2.3 WAFER LOT ACCEPTANCE

A SEM inspection shall be performed as specified in the ESCC Generic Specification.

2.4 TERMINAL STRENGTH

The test conditions for Terminal Strength, tested as specified in the ESCC Generic Specification, shall be as follows:

- For Variants 01, 02, 05, 06: Not applicable.
- For Variants 03, 04, 07, 08: Test Condition: A, tension, with an applied force of 40N for a duration of 10s.

2.5 ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES

Electrical measurements shall be performed at room, high and low temperatures. Consolidated notes are given in Para. 2.5.3.

2.5.1 Room Temperature Electrical Measurements


Unless otherwise specified, the measurements shall be performed at T_{amb} = +25 ±3°C.

Characteristics	Symbols	MIL-STD-750	Test Conditions	Limits		Units
		Test Method		Min	Max	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	3407	V _{GS} = 0V, I _D = 0.25mA Bias condition C	150	-	V
Gate-to-Source Threshold Voltage	$V_{\text{GS(th)}}$	3403	$V_{DS} \ge V_{GS}, I_D = 1mA$	2	4	V
Gate-to-Source Leakage Current	I _{GSS}	3411	V _{GS} = ±20V, V _{DS} = 0V Bias condition C	-100	+100	nA
Drain Current	I _{DSS}	3413	V _{GS} = 0V, V _{DS} = 120V Bias condition C	-	25	μA
Static Drain-to-Source On Resistance	r _{DS(on)}	3421	V _{GS} = 10V, Note 1 Variants 01, 05: I _D = 15A: Variants 02, 06: I _D = 45A: Variants 03, 07: I _D = 15A: Variants 04, 08: I _D = 35A:	-	60 11 60 27	mΩ
Source-to-Drain Diode Forward Voltage	V _{SD}	4011	V _{GS} = 0V, Note 1 Variants 01, 05: I _{SD} = 23A: Variants 02, 06: I _{SD} = 57A: Variants 03, 07: I _{SD} = 23A: Variants 04, 08: I _{SD} = 45A:	-	1.2 1.2 1.3 1.4	V





Characteristics	Symbols	MIL-STD-750	Test Conditions	Lin	nits	Units
		Test Method		Min	Max	
Thermal	Z _{th(j-c)}	3161	Note 2			°C/W
Impedance			Variants 01, 05: I _H = 1.2A:	-	1.14	
			Variants 02, 06: I _H = 5.4A:	-	0.26	
			Variants 03, 07: I _H = 2.3A:	-	0.6	
			Variants 04, 08: I _H = 6.6A:	-	0.21	
Turn-on Delay Time	t _{d(on)}	3472	$V_{GS} = 10V$, $R_G = 4.7\Omega$, $V_{DS} = 75V$ Note 3			ns
			Variants 01, 05: I _D = 15A:	-	30	
			Variants 02, 06: I _D = 45A:	-	80	
			Variants 03, 07: I _D = 15A:	-	30	
			Variants 04, 08: I _D = 35A:	-	45	
Rise Time	t _r	3472	$V_{GS} = 10V, R_G = 4.7\Omega, V_{DS} = 75V$ Note 3			ns
			Variants 01, 05: I _D = 15A:	-	50	
			Variants 02, 06: I _D = 45A:	-	140	
			Variants 03, 07: I _D = 15A:	-	50	
			Variants 04, 08: I _D = 35A:	-	95	
Turn-off Delay Time	$t_{\sf d(off)}$	3472	$V_{GS} = 10V$, $R_G = 4.7\Omega$, $V_{DS} = 75V$ Note 3			ns
			Variants 01, 05: I _D = 15A:	-	40	
			Variants 02, 06: I _D = 45A:	-	150	
			Variants 03, 07: I _D = 15A:	-	40	
			Variants 04, 08: I _D = 35A:	-	60	
Fall Time	t _f	3472	$V_{GS} = 10V$, $R_G = 4.7\Omega$, $V_{DS} = 75V$ Note 3			ns
			Variants 01, 05: I _D = 15A:	-	40	
			Variants 02, 06: I _D = 45A:	-	140	
			Variants 03, 07: I _D = 15A:	-	40	
Reverse Recovery	t _{rr}	3473	Variants 04, 08: $I_D = 35A$: $V_{DD} \le 50V$, di/dt = 100A/µs	-	100	ns
Time	41	0170	Note 3			110
			Variants 01, 05: I _{SD} = 23A:	-	300	
			Variants 02, 06: I _{SD} = 57A:	-	400	
			Variants 03, 07: I _{SD} = 23A:	-	300	
			Variants 04, 08: I _{SD} = 45A:	-	350	
Input Capacitance	Ciss	3431	$V_{GS} = 0V$, $V_{DS} = 100V$, $f = 1MHz$ Note 3			nF
			Variants 01, 05:	1	1.7	
			Variants 02, 06:	9	14	
			Variants 03, 07:	1	1.7	
			Variants 04, 08:	2	6	
Output Capacitance	Coss	3453	V _{GS} = 0V, V _{DS} = 100V, f = 1MHz Note 3			pF
			Variants 01, 05:	140	200	
			Variants 02, 06:	800	1200	
			Variants 03, 07:	140	200	
			Variants 04, 08:	360	600	<u> </u>





Characteristics	Symbols	MIL-STD-750	Test Conditions	Lin	nits	Units
		Test Method		Min	Max	
Reverse Transfer Capacitance	Crss	3433	V _{GS} = 0V, V _{DS} = 100V, f = 1MHz Note 3			pF
			Variant 01:	5	30	
			Variant 02:	100	180	
			Variant 03:	5	30	
			Variant 04:	60	100	
			Variant 05:	-	40	
			Variant 06:	-	180	
			Variant 07:	-	40	
			Variant 08:	-	110	
Total Gate Charge	Q_g	3471	V _{GS} = 10V, V _{DS} = 75V, Note 3			nC
	Ü		Variants 01, 05: I _{SD} = 23A:	-	32	
			Variants 02, 06: I _{SD} = 57A:	-	200	
			Variants 03, 07: I _{SD} = 23A:	-	32	
			Variants 04, 08: I _{SD} = 45A:	-	100	
Gate-to-Source	Qgs	3471	V _{GS} = 10V, V _{DS} = 75V, Note 3			nC
Charge	-19-		Variants 01, 05: I _{SD} = 23A:	_	12	
			Variants 02, 06: I _{SD} = 57A:	-	55	
			Variants 03, 07: I _{SD} = 23A:	_	12	
			Variants 04, 08: I _{SD} = 45A:	-	30	
Gate-to-Drain Charge	Q_{gd}	3471	V _{GS} = 10V, V _{DS} = 75V, Note 3			nC
3			Variant 01: I _{SD} = 23A:	_	12	
			Variant 02: I _{SD} = 57A:	_	80	
			Variant 03: I _{SD} = 23A:	-	12	
			Variant 04: I _{SD} = 45A:	-	40	
			Variant 05: I _{SD} = 23A:	-	12	
			Variant 06: I _{SD} = 57A:	-	80	
			Variant 07: I _{SD} = 23A:	-	13	
			Variant 08: I _{SD} = 45A:	-	40	



2.5.2 <u>High and Low Temperatures Electrical Measurements</u>

Characteristics	Symbols MIL-STD-750			Limits		Units
		Test Method	(Note 4)	Min	Max	
Gate-to-Source Threshold Voltage	V _{GS(th)}	3403	$T_{amb} = +125 (+0 -5)^{\circ}C$ $V_{DS} \ge V_{GS}$, $I_{D} = 1mA$	1.5	-	V
			T_{amb} = -55 (+5 -0) °C $V_{DS} \ge V_{GS}$, I_D = 1mA	1	5	V
Gate-to-Source Leakage Current	I _{GSS}	3411	T_{amb} = +125 (+0 -5)°C V_{GS} = ±20V, V_{DS} = 0V Bias condition C	-200	+200	nA
Drain Current	IDSS	3413	T_{amb} = +125 (+0 -5)°C V_{GS} = 0V, V_{DS} = 120V Bias condition C	-	250	μA
Static Drain-to-Source On Resistance	r _{DS(on)}	3421	T_{amb} = +125 (+0 -5)°C V_{GS} = 10V, Note 1	-	110 20 110	mΩ
			Variants 03, 07. $ID = 15A$. Variants 04, 08: $ID = 35A$:	-	53	

2.5.3 <u>Notes to Room, High and Low Temperatures Electrical Measurements</u>

- 1. Pulsed measurement: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 2. The $Z_{th(j-c)}$ limit is guaranteed by performing a ΔV_{SD} (go-no-go) test. The following test conditions and limits shall also apply:
 - V_{DS} = 20V
 - t_M < 75µs
 - I_M = 10mA
 - t_H = 25ms
 - V_{SD} = 40mV minimum, 60mV maximum
- 3. Read and record measurements shall be performed on a sample of 32 components with 0 failures allowed. Alternatively a 100% inspection may be performed.
- 4. Read and record measurements shall be performed on a sample of 5 components with 0 failures allowed. Alternatively a 100% inspection may be performed.



2.6 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at T_{amb} = +25 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.5.1 Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Units		
		Drift	Abso	olute	
		Value Δ	Min	Max	
Gate-to-Source Threshold Voltage	V _{GS(th)}	±20%	2	4	V
Gate-to-Source Leakage Current	Igss	±20 or (1) ±100%	-100	+100	nA
Drain Current	I _{DSS}	±10 or (1) ±100%	-	25	μА
Static Drain-to-Source On Resistance (Note 2)	r _{DS(on)}				mΩ
Variants 01, 05: Variants 02, 06: Variants 03, 07: Variants 04, 08:		±20% (3) ±20% (3) ±20% (3) ±20% (3)	- - -	60 11 60 27	

NOTES:

- 1. Whichever is the greater.
- 2. Measured only prior to HTRB Burn-in and after HTGB Burn-in.
- 3. Referred to the measurement prior to HTRB Burn-in.



2.7 <u>INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS</u>

Unless otherwise specified, the measurements shall be performed at T_{amb} = +25 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Para. 2.5.1 Room Temperature Electrical Measurements.

The limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Units		
		Drift	Abso	olute	
		Value Δ	Min	Max	
Gate-to-Source Threshold Voltage	V _{GS(th)}	±20%	2	4	V
Gate-to-Source Leakage Current	Igss	±20 or (1) ±100%	-100	+100	nA
Drain Current	IDSS	±10 or (1) ±100%	-	25	μА
Static Drain-to-Source On Resistance Variants 01, 05: Variants 02, 06: Variants 03, 07: Variants 04, 08:		±20% ±20% ±20% ±20%	- - -	60 11 60 27	mΩ

NOTES:

2.8 HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS

HTRB Burn-in shall be performed in accordance with MIL-STD-750, Test Method 1042, Test Condition A with the following conditions:

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+150 (+0 -5)	°C
Drain-to-Source Voltage	V _{DS}	120 (Note 1)	V
Gate-to-Source Voltage	V _G s	0	V
Duration	t	240 minimum	Hours

NOTES:

1. Voltage may be switched off during cool down.

^{1.} Whichever is greater.



2.9 <u>HIGH TEMPERATURE STEADY-STATE GATE BIAS BURN-IN CONDITIONS</u>

HTGB Burn-in shall be performed in accordance with MIL-STD-750, Test Method 1042, Test Condition B with the following conditions:

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+150 (+0 -5)	°C
Drain-to-Source Voltage	V _{DS}	0	V
Gate-to-Source Voltage	V _G s	16	V
Duration	t	48 minimum	Hours

2.10 OPERATING LIFE CONDITIONS

Operating Life shall consist of High Temperature Reverse Bias in accordance with MIL-STD-750, Test Method 1042, Test Condition A, followed by High Temperature Steady-State Gate Bias in accordance with MIL-STD-750, Test Method 1042, Test Condition B. The test conditions are as follows:

High Temperature Reverse Bias Conditions

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+150 (+0 -5)	°C
Drain-to-Source Voltage	V _{DS}	120 (Note 1)	V
Gate-to-Source Voltage	V _G s	0	V
Duration	t	1000 minimum	Hours

High Temperature Steady State Gate Bias Conditions

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+150 (+0 -5)	°C
Drain-to-Source Voltage	V _{DS}	0	V
Gate-to-Source Voltage	V_{GS}	16	V
Duration	t	1000 minimum	Hours

NOTES:

1. Voltage may be switched off during cool down.



2.11 TOTAL DOSE RADIATION TESTING

2.11.1 <u>Bias Conditions and Total Dose Level for Total Dose Radiation Testing</u>

The following bias condition shall be used during irradiation testing:

- V_{GS} = +15V
- V_{DS} = 0V

The total dose level applied shall be as specified in Para. 1.4.2 or in the Purchase Order.

2.11.2 <u>Electrical Measurements for Total Dose Radiation Testing</u>

Prior to irradiation testing the devices shall have successfully met Para. 2.5.1 Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at T_{amb} = +25 ±3°C.

Unless otherwise specified the test methods and test conditions shall be as per the corresponding test defined in Para. 2.5.1 Room Temperature Electrical Measurements.

The parameters to be measured during irradiation testing and on completion of irradiation testing are shown below:

Characteristics	Symbols	Limits			Units
		Drift Values	Abso	olute	
		(Δ)	Min	Max	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	±20%	150	-	V
Gate-to-Source Threshold Voltage	$V_{\text{GS(th)}}$	+10%, -50%	2	4	V
Gate-to-Source Leakage Current	I _{GSS}	±20	-100	+100	nA
Drain Current	I _{DSS}	-	-	25	μA
Static Drain-to-Source On Resistance	r _{DS(on)}				mΩ
Variants 01, 05:		±20%	-	60	
Variants 02, 06:		±20%	-	11	
Variants 03, 07:		±20%	-	60	
Variants 04, 08:		±20%	-	27	
Source-to-Drain Diode Forward Voltage	V _{SD}				V
Variants 01, 05:		±10%	-	1.2	
Variants 02, 06:		±10%	-	1.2	
Variants 03, 07:		±10%	-	1.3	
Variants 04, 08:		±10%	-	1.4	



APPENDIX A AGREED DEVIATIONS FOR INFINEON TECHNOLOGIES (D)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 1.4.2 Component Type Variants	The following note applies: Variants 01, 02, 03, 04 originate from an 8 inch wafer process. Variants 05, 06, 07, 08 originate from a 12 inch wafer process.
Para. 2.1.1 Deviations from the Generic Specification: Deviations from Production Control - Chart F2	The 3 component sample Dimension Check need only be performed once on each component package production lot.
Para. 2.1.1.1 Deviations from Screening Tests - Chart F3	Temperature Cycling shall be performed in accordance with MIL- STD-883, Test Method 1010, Test Condition C, 20 cycles at maximum storage temperature rating specified in the Detail Specification.
	High and Low Temperatures Electrical Measurements may be performed at any point after High Temperature Steady-State Gate Bias Burn-in, prior to Seal, but shall still count towards Check for Lot Failure.
	Seal, Fine Leak shall be performed in accordance with MIL-STD-883, Test Method 1014, Test Condition A1 or A2.
	Radiographic Inspection is not applicable.
	Solderability is not applicable unless otherwise stipulated in the Purchase Order.
Para. 2.1.1.2 Deviations from Qualification and Periodic Tests - Chart F4	Temperature Cycling shall be performed in accordance with MIL- STD-883, Test Method 1010, Test Condition C, 100 cycles at maximum storage temperature rating specified in the Detail Specification.
	Seal, Fine Leak shall be performed in accordance with MIL-STD-883, Test Method 1014, Test Condition A1 or A2.
Para. 2.2 Marking	For Variants 01, 02, 05, 06, for the purposes of marking of the ESCC Component Number on the body of the component, the Variant Number may be marked as a single digit (e.g. 1 for Variant 01). Otherwise the full ESCC Component Number shall be used.
Para. 2.5.1 Room Temperature Electrical Measurements	The read and record 32 component sample electrical measurements for characteristics $t_{d(on)}$, t_r , $t_{d(off)}$, t_f , t_{rr} , C_{iss} , C_{oss} , C_{rss} , Q_g , Q_{gs} and Q_{gd} need only be performed once on each wafer lot used to supply components to this specification. Any failure shall result in rejection of the wafer lot. The sample measurement may be performed at any time during production.




ADDITIONAL DATA - INFINEON TECHNOLOGIES (D)

(a) Derating for Space Application

These components are susceptible to Single Event Gate Rupture if operated in a space environment unless the following derating is applied:

SINGLE EVENT SAFE OPERATING AREA - VARIANTS 01, 02, 03, 04



SINGLE EVENT SAFE OPERATING AREA - VARIANTS 05, 06, 07, 08

