

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR 8-LINE TO 3-LINE PRIORITY ENCODER, BASED ON TYPE 54LS148

ESCC Detail Specification No. 9410/003

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 29

INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR 8-LINE TO 3-LINE PRIORITY ENCODER, BASED ON TYPE 54LS148

ESA/SCC Detail Specification No. 9410/003



space components coordination group

		Approved by				
Issue/Rev. Date		SCCG Chairman	ESA Director General or his Deputy			
Issue 2	July 1992	Pommens	I lut			
Revision 'A'	January 1995	Tommens	Hom			



Rev. 'A'

PAGE 2 ISSUE 2

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		Paras. 4.7.2 & 4.7.3 : In title and paragraph, "burn-in" amended to read "power burn-in" Table 2, 3 : No. 48 to 52, Max. Limit amended Table 2 : Nos. 55 to 57, 58 to 60, 61 to 63, 64 to 66, 67, Characteristics amended : No. 67, Symbol amended Figure 4(g) : Voltage Waveforms amended Para. 4.8 : Title amended	23519 23411
'A'	Jan. '95	P1. Cover Page P2. DCN P6. Table 1(b) : Nos. 2 and 3, Notes reference changed to "1" and "2" respectively. : No. 6, Entry amended to include DIL and FP : Notes renumbered to "2", "3" and "1" respectively and resequenced : Old Note 2, new Note 3 amended : New Note 4 added P7. Figure 2(a) : Drawing and Table amended P8. Figure 2(b) : Drawing and Table amended P16. Para. 4.3.2 : Maximum weights amended P24. Figure 4(h) : Note 1 corrected	None None 23573 23573 23573 23573 23573 221033 221033 221047 23573



PAGE 3

ISSUE 2

TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
2.	APPLICABLE DOCUMENTS	15
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	15
4.	REQUIREMENTS	15
4.1	General	15
4.2	Deviations from Generic Specification	15
4.2.1	Deviations from Special In-process Controls	15
4.2.2	Deviations from Final Production Tests	15
4.2.3	Deviations from Burn-in Tests	15
4.2.4	Deviations from Qualification Tests	15
4.2.5	Deviations from Lot Acceptance Tests	15
4.3	Mechanical Requirements	16
4.3.1	Dimension Check	16
4.3.2	Weight	16
4.4	Materials and Finishes	16
4.4.1	Case	16
4.4.2	Lead Material and Finish	16
4.5	Marking	16
4.5.1	General	16
4.5.2	Lead Identification	16
4.5.3	The SCC Component Number	16
4.5.4	Traceability Information	17
4.6	Electrical Measurements	17
4.6.1	Electrical Measurements at Room Temperature	17
4.6.2	Electrical Measurements at High and Low Temperatures	_ 17
4.6.3	Circuits for Electrical Measurements	17
4.7	Burn-in Tests	17
4.7.1	Parameter Drift Values	17
4.7.2	Conditions for Power Burn-in	17
4.7.3	Electrical Circuits for Power Burn-in	17
4.8	Environmental and Endurance Tests	27
4.8.1	Electrical Measurements on Completion of Environmental Tests	27
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	27
4.8.3	Electrical Measurements on Completion of Endurance Tests	27
4.8.4	Conditions for Operating Life Tests	27
4.8.5	Electrical Circuits for Operating Life Tests	27
4.8.6	Conditions for High Temperature Storage Test	27



PAGE 4

TABLE	<u>:S</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, D.C. Parameters	18
	Electrical Measurements at Room Temperature, A.C. Parameters	19
3	Electrical Measurements at High and Low Temperatures	21
4	Parameter Drift Values	25
5	Conditions for Power Burn-in and Operating Life Test	25
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Tests	28
FIGUE	<u>ies</u>	
1	Not applicable	N/A
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Truth Table	12
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	14
4	Circuits for Electrical Measurements	22
5	Electrical Circuit for Power Burn-in and Operating Life Test	26
APPE	NDICES (Applicable to specific Manufacturers only)	
'Δ'	Agreed Deviations for Texas Instruments (F)	20



PAGE

ISSUE 2

5

1. **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, low power bipolar Schottky 8-Line to 3-Line Priority Encoder, based on Type 54LS148. It shall be read in conjunction with ESA/SCC Generic Specification No. ■9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 <u>FUNCTIONAL DIAGRAM</u>

As per Figure 3(d).



Rev. 'A'

PAGE 6
ISSUE 2

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	D7
02	FLAT	2(a)	G4
05	DİL	2(b)	D7
06	DIL	2(b)	G4
07	DIL	2(c)	D7
08	DIL	2(c)	D3 or D4
11	CCP	2(d)	7
12	CCP	2(d)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage V _{CC}		-0.5 to 7.0	V	-
2	Input Voltage V _{II}		-0.5 to 7.0	V	Note 1
3	Device Dissipation	P_{D}	110	mWdc	Note 2
4	Operating Temperature Top		55 to + 125	°C	-
5	Storage Temperature T _{sto}		- 65 to + 150	°C	-
6	Soldering Temperature T _{sol} For FP and DIL For CCP		+ 265 + 245	°C	Note 3 Note 4

NOTES

- 1. Input current limited to -18mA.
- 2. Must withstand added PD due to short circuit conditions (i.e. IOS) at one output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




Rev. 'A'

PAGE 7

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE



SYMBOL	MILLIM	NOTES	
STIVIBOL	MIN	MAX	NOTES
Α	1.27	2.03	
b	0.38	0.56	8
С	0.08	0.23	8
D	9.42	9.42 10.16	
E	6.27	6.27 7.24	
E1	7.00 T	PICAL	4
е	1.27 T	PICAL	5, 9
L	7.87	8.89	8
L1	23.88	24.38	
Q ·	0.51	1.02	2
S	0.25	0.64	7




Rev. 'A'

PAGE 8 ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIM	NOTES	
STIVIBOL	MIN	MAX	NOTES
Α	-	5.08	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	19.18	19.94	4
E	6.22 7.62		4
E1	7.37	8.13	
е	2.54 T	/PICAL	6, 9
F	1.27 T	PICAL	
Н	0.76	-	
L ·	3.30	5.08	8
Q	0.51 -		3
S	S 0.38 1.27		7
α	0°	15°	10




PAGE 9

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIM	NOTES	
STVIDOL	MIN.	MAX.	NOTES
А	-	5.08	-
b	0.36	0.58	8
b1	0.76	1.78	8
С	0.20	0.38	8
D	18.80	22.10	-
E	5.59	7.87	-
E1	7.37	8.13	4
e	2.54 TY	PICAL	6, 9
L	3.18	5.08	-
Q	0.38	2.03	3
·S	S 0.25 1.35		7
α	0°	15°	10




PAGE 10

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



SYMBOL	MILLIM	NOTES	
STWIBOL	MIN.	MIN. MAX.	
Α	8.687	9.093	-
В	B 7.798 9.093		-
С	0.250	0.510	11
D	0.889	1.143	12
E	1.140	1.400	8
F	0.559	0.712	8
G	1.27 TY	/PICAL	5, 9
Н	1.630	2.540	· •



PAGE 11

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d)


- 1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(d).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within \pm 0.13mm of its true longitudinal position relative to Pins 1 and 16.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pins 1 and 16.
- 7. Applies to all four corners.
- 8. All leads or terminals.
- 9. 14 spaces for flat and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centre when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.



PAGE 12

ISSUE 2

FIGURE 3(a) - PIN ASSIGNMENT



FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND DUAL-IN-LINE PIN OUTS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 CHIP CARRIER PIN OUTS 2 3 4 5 7 8 9 10 12 13 14 15 17 18 19 20

NOTES

1. All references throughout this specification relate to FLAT/DIL packages only.

FIGURE 3(b) - TRUTH TABLE

	INPUTS							0	UTPU	ΓS			
E1	0	1	2	3	4	5	6	7	A2	A1	Α0	GS	EO
Н	Х	Х	Х	Х	Х	Х	Х	Χ	Н	Н	Н	Н	Н
· L	Н	Н	Н	Н	Н	Н	Н	Н	ιН	Н	Н	Н	L
L	Х	Χ	Χ	Χ	Χ	Χ	Χ	L	L	L	L	L	Н
L	Х	Χ	Χ	Χ	Χ	Χ	L	Н	L	L	Н	L	Н
L	Х	Χ	Х	Χ	Χ	L	Н	H	L	Н	L	L	Н
L	Х	Χ	Χ	Χ	L	Н	Н	Н	L	Н	Н	L	Н
L	Х	Χ	Χ	L	Н	Н	Н	Н	Н	L	L	L	Н
L	Х	Χ	L	Н	Н	Н	Н	Н	Н	L	Н	L	Н
L	Х	L	Н	Н	Н	Н	Н	Н	Н	Н	L	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н

NOTES

1. Logic Level Definitions: L = Low Level, H = High Level, X = Don't Care.




PAGE 13


ISSUE 2

FIGURE 3(c) - CIRCUIT SCHEMATIC

EQUIVALENT OF EACH INPUT

TYPICAL OF ALL OUTPUTS








PAGE 14

ISSUE 2

FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 15

ISSUE 2

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviation is used:-

V_{IC} - Input Clamp Voltage.

I_{CC} - Supply Current.

V_{CC} - Supply Voltage.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 <u>Deviations from Final Production Tests</u> (Chart II)

None.

4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

- (a) Para. 7.1.1(a), High Temperature Reverse Bias tests and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 9.9.2, Electrical Measurements at High and Low Temperatures: Only a test result summary, based on go-no-go tests and presented in histogram form is required.

4.2.4 <u>Deviations from Qualification Tests</u> (Chart IV)

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.



Rev. 'A'

PAGE 16 ISSUE 2

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.7 grammes for the flat package, 2.2 grammes for the dual-in-line package and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type I'3 or 4', Type '4' or Type I'7' finish in accordance with the requirements of ESA/SCC Basic Specification No. I 23500. For chip carrier packages, the finish shall be either Type '4' or Type I'7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 <u>Lead Identification</u>

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(d).

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>941000302B</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as appl	icable) ————————————————————————————————————



PAGE 17

ISSUE 2

4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125 and -55 °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at T_{amb} = +22 ±3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

4.7.3 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



PAGE 18

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

No	No. CHARACTERISTICS		TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	CIVII	
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-	
2 to 3	Input Current High Level into E1 and 0	I _{IН1}	3010	4(a)	$V_{CC} = 5.5V$, $V_{IN} = 2.7V$ (Pins 5-10)	-	20	μΑ	
4 to 10	Input Current High Level into All Other Inputs	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-2-3-4-11-12-13)	-	40	μА	
11 to 12	Input Current High Level into E1 and 0 (Max. Input Voltage)	I _{IH3}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 5-10)	_	100	μА	
13 to 19	Input Current High Level into All Other Inputs (Max. Input Voltage)	IH4	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 1-2-3-4-11-12-13)	-	200	μА	
20 to 28	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{CC} = 4.5V, I _{IN} = - 18mA Note 2 (Pins 1-2-3-4-5-10-11-12- 13)	-	- 1.5	V	
29 to 30	Input Current Low Level into E1 and 0	· I _{IL1}	3009	4(c)	$V_{CC} = 5.5V, V_{IN} = 0.4V$ (Pins 5-10)	-	- 400	μΑ	
31 to 37	Input Current Low Level into All Other Inputs	I _{IL2}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 1-2-3-4-11-12-13)	<u>-</u>	- 800	μΑ	
38 to 42	Output Voltage Low Level	V _{OL}	3007	4(d)	$V_{CC} = 4.5V$, $V_{IL} = 0.7V$ $V_{IH} = 2.0V$, $I_{OL} = 4.0$ mA (Pins 6-7-9-14-15)	-	0.4	V	
43 to 47	Output Voltage High Level	V _{OH}	3006	4(e)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OH} = $-$ 400 μ A (Pins 6-7-9-14-15)	2.5	-	V	
48 to 52	Output Current Short Circuit	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 6-7-9-14-15)	- 20	- 100	mA	
53	Supply Current	lcc ₁	3005	4 (g)	V _{CC} = 5.5V Note 4 (Pin 16)	-	20	mA	
54	Supply Current	I _{CC2}	3005	4(g)	V _{CC} = 5.5V Note 5 (Pin 16)	-	17	mA	

NOTES: See Page 20.



PAGE 19

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

No	CHADACTEDISTICS	CVMDO	TEST METHOD	TEST	TEST CONDITIONS	LIN	IITS			
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 6)	MIN	MAX	UNIT		
55 to 57	Low to High Level Inputs 1 thru 7 to A (In Phase Output)	[†] PLH	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$ (Pins 6-7-9)	-	18	ns		
58 to 60	High to Low Level Inputs 1 thru 7 to A (In Phase Output)	t _{PHL}			(FINS 6-7-9)	-	25			
61 to 63	Low to High Level Inputs 1 thru 7 to A (Out of Phase Output)	t _{PLH}						-	36	
64 to 66	Low to High Level Inputs 1 thru 7 to A (Out of Phase Output)	t _{PHL}				-	29			
67	Low to High Level Inputs 0 thru 7 to E0 (Out of Phase Output)	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$ (Pin 15)	-	18	ns		
68	High to Low Level Inputs 0 thru 7 to E0 (Out of Phase Output)	t _{PHL}			(111113)	-	40	·		
69	Low to High Level Inputs 0 thru 7 to GS (In Phase Output)	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$ (Pin 14)	-	55	ns		
70	High to Low Level Inputs 0 thru 7 to GS (In Phase Output)	t _{PHL}			(1 111 144)	-	21			
71 to 73	Low to High Level E1 to A (In Phase Output)	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$ (Pins 6-7-9)	-	25	ns		
74 to 76	High to Low Level E1 to A (In Phase Output)	t _{PHL}			(i iiis 0-7-3)	<u>.</u>	25			
77	Low to High Level E1 to GS (In Phase Output)	t _{PLH}	3003	4(h)	V_{CC} = 5.0V R_L = 2.0k Ω C_L = 15pF (Pin 14)	-	17	ns		
78	High to Low Level E1 to GS (In Phase Output)	t _{PHL}			(-	36			

NOTES: See Page 20.



PAGE 20

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS (CONT'D)

No	No. CHARACTERISTICS SYMB		I CHARACTERISTICS I SYMBOLI		METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
	ON WAR TO LET HOTHOG	CHILDOL	MIL-STD 883	FIG.	(NOTE 6)	MIN	MAX	UNIT		
79	Low to High Level E1 to E0 (In Phase Output)	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$ (Pins 14)	-	21	ns		
80	High to Low Level E1 to E0 (In Phase Output)	t _{PHL}			(FIIIS 14)	-	35			

NOTES

- 1. Go-no-go test with $V_{IL} = 0.3V$; $V_{IH} = 3.0V$; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than one output should be shorted at a time, and only for 1 second maximum.
- 4. I_{CC1} shall be measured with inputs 7 and E1 grounded and all other inputs and outputs open.
- 5. I_{CC2} is measured with all inputs and outputs open.
- 6. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.



PAGE 21

ISSUE 2

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND -55(+5-0) °C

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT	
140.	ON WIND TENDENCE	OTWIDOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX		
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-	
2 to 3	Input Current High Level into E1 and 0	l _{IH1}	3010	4(a)	$V_{CC} = 5.5V$, $V_{IN} = 2.7V$ (Pins 5-10)	-	20	μА	
4 to 10	Input Current High Level into All Other Inputs	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-2-3-4-11-12-13)	-	40	μА	
11 to 12	Input Current High Level into E1 and 0 (Max. Input Voltage)	Інз	3010	4(a)	$V_{CC} = 5.5V$, $V_{IN} = 7.0V$ (Pins 5-10)	-	100	μА	
13 to 19	Input Current High Level into All Other Inputs (Max. Input Voltage)	I _{IH4}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 1-2-3-4-11-12-13)	-	200	μΑ	
20 to 28	Input Clamp Voltage	V _{IC}	3009	4(b)	V_{CC} = 4.5V, I_{IN} = - 18mA Note 2 (Pins 1-2-3-4-5-10-11-12-13)	-	- 1.5	٧	
29 to 30	Input Current Low Level into E1 and 0	l _{IL1}	3009	4(c)	$V_{CC} = 5.5V$, $V_{IN} = 0.4V$ (Pins 5-10)	-	- 400	μΑ	
31 to 37	Input Current Low Level into All Other Inputs	l _{IL2}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 1-2-3-4-11-12-13)	-	- 800	μΑ	
38 to 42	Output Voltage Low Level	V _{OL}	3007	4(d)	$V_{CC} = 4.5V$, $V_{IL} = 0.7V$ $V_{IH} = 2.0V$, $I_{OL} = 4.0$ mA (Pins 6-7-9-14-15)	-	0.4	V	
43 to 47	Output Voltage High Level	V _{OH}	3006	4(e)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OH} = $-400\mu A$ (Pins 6-7-9-14-15)	2.5	-	V	
48 to 52	Output Current Short Circuit	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 6-7-9-14-15)	- 20	- 100	mA	
53	Supply Current	l _{CC1}	3005	4(g)	V _{CC} = 5.5V Note 4 (Pin 16)	-	20	mA	
54	Supply Current	I _{CC2}	3005	4(g)	V _{CC} = 5.5V Note 5 (Pin 16)	-	17	mA	

NOTES: See Page 20.




PAGE 22

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

FIGURE 4(b) - INPUT CLAMP VOLTAGE




NOTES


1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.


FIGURE 4(c) - LOW LEVEL INPUT CURRENT





NOTES

1. Each input to be tested separately.



NOTES

1. Test per Figure 3(b).




PAGE 23

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT




NOTES

1. Test per Figure 3(b).

NOTES

- 1. No more than one output should be shorted at a time.
- 2. Test per Figure 3(b).

FIGURE 4(g) - SUPPLY CURRENT



NOTES

1. See Notes 4 and 5 for Table 2.




Rev. 'A'

PAGE 24


ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - TEST FIGURE FOR SWITCHING TIME



VOLTAGE WAVEFORMS



NOTES

- 1. The generator has the following characteristics: $V_{GEN} = 3.0 \pm 0.2V$, $t_f < 6.0$ ns, $t_f < 15$ ns, $t_p = 0.5$ µs, PRR = 1.0MHz, $Z_{out} = 50\Omega$.
- 2. All diodes are 1N916 or 1N3064.
- 3. C_L = 15pF including scope probe, wiring and stray capacitance without package in test fixture.
- 4. Each gate tested separately.
- 5. $R_L = 2.0k\Omega \pm 5\%$.



PAGE 25

ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2 to 3	Input Current High Level 1	l _{IH1}	As per Table 2	As per Table 2	±20 or (1) ±0.5	% μA
29 to 30	Input Current Low Level	I _{IL}	As per Table 2	As per Table 2	± 18	μА
38 to 42	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	mV
43 to 47	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240	mV

NOTES

1. Whichever is greater, referred to the initial value.

TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 - 5)	°C
2	Power Supply Voltage	V _{CC}	+5(+0.5-0)	V
3	Pulse Voltage	V_{GEN}	0.5 max. to 3.0 min.	V
4	Frequency	f _{GEN1} f _{GEN2}	100 50 (See Note 1)	Hz
5	Fan-out	<u>-</u>	10	
6	Rise Time	t _r	50 max.	μs
7	Fall Time	t _f	50 max.	μs
8	Duty Cycle	-	20 min.	%


NOTES

1. Tolerance ± 10%.

PAGE 26

ISSUE 2

FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES

1. $R = 1.2k\Omega$.



PAGE 27

ISSUE 2

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be T_{amb} = +150(+0-5) °C.



PAGE 28

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

No	No. CHARACTERISTICS		SPEC. AND/OR	TEST	CHAN	UNIT	
110.	OF DATA OF LINE FIELD	SYMBOL	TEST METHOD	CONDITIONS	(Δ)	ABSOLUTE	UNIT
2 to 3	Input Current High Level 1	I _{IH1}	As per Table 2	As per Table 2	± 1.0	-	μА
4 to 10	Input Current High Level 2	I _{IH2}	As per Table 2	As per Table 2	-	100	μА
29 to 30	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	± 12	-	μА
38 to 42	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	_	mV
43 to 47	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240	-	mV
53	Supply Current Outputs High	l _{CC1}	As per Table 2	As per Table 2	± 20	-	%
54	Supply Current Outputs Low	I _{CC2}	As per Table 2	As per Table 2	± 20	-	%



PAGE 29

ISSUE 2

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TIF 50.42-3002.
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TIF 50.42-3002.