

Page i

# INTEGRATED CIRCUITS, 2 CHANNEL HIGH SPEED DRIVER WITH SPST JFET SWITCHES BASED ON TYPE DG181 ESCC Detail Specification No. 9408/001

## ISSUE 1 October 2002





#### **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



## european space agency agence spatiale européenne

Pages 1 to 26

## INTEGRATED CIRCUITS, 2 CHANNEL HIGH SPEED DRIVER WITH SPST JFET SWITCHES BASED ON TYPE DG181

ESA/SCC Detail Specification No. 9408/001



## space components coordination group

		Approved by			
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy		
Issue 2	February 1999	Sannit	Hoom		



PAGE 2

ISSUE 2

#### **DOCUMENTATION CHANGE NOTICE**

	DOCUMENTATION CHANGE NOTICE						
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.				
•			DCR No.				



PAGE 3

ISSUE 2

#### **TABLE OF CONTENTS**

		<u>Page</u>
1.	GENERAL	5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Circuit Schematic	5
1.8	Functional Diagram	5
1.9	Handling Precautions	5
2.	APPLICABLE DOCUMENTS	5
<b>4</b> :		J
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	13
4.	REQUIREMENTS	13
4.1	General	13
4.2	Deviations from Generic Specification	13
4.2.1	Deviations from Special In-process Controls	13
4.2.2	Deviations from Final Production Tests	13
4.2.3	Deviations from Burn-in and Electrical Measurements	13
4.2.4	Deviations from Qualification Tests	13
4.2.5	Deviations from Lot Acceptance Tests	13
4.3	Mechanical Requirements	14
4.3.1	Dimension Check	14
4.3.2	Weight	14
4.4	Materials and Finishes	14
4.4.1	Case	14
4.4.2	Lead Material and Finish	14
4.5	Marking	14
4.5.1	General	14
4.5.2	Lead Identification	14
4.5.3	The SCC Component Number	14
4.5.4	Traceability Information	14
4.6	Electrical Measurements	15
4.6.1	Electrical Measurements at Room Temperature	15
4.6.2	Electrical Measurements at High and Low Temperatures	15
4.6.3	Circuits for Electrical Measurements	· 15
4.7	Burn-in Tests	15
4.7.1	Parameter Drift Values	15
4.7.1	Conditions for Power Burn-in	
		15
4.7.3	Electrical Circuits for Power Burn-in	15
4.8	Environmental and Endurance Tests	25
4.8.1	Electrical Measurements on Completion of Environmental Tests	25
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	25
4.8.3	Electrical Measurements on Completion of Endurance Tests	25
4.8.4	Conditions for Operating Life Tests	25
4.8.5	Electrical Circuits for Operating Life Tests	25
4.8.6	Conditions for High Temperature Storage Test	25



PAGE 4 ISSUE 2

TABLES	<b>3</b>	Page
	- 	
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	16
	Electrical Measurements at Room Temperature, a.c. Parameters	17
3(a)	Electrical Measurements at High Temperature	18
3(b)	Electrical Measurements at Low Temperature	18
4	Parameter Drift Values	23
5	Conditions for Power Burn-in and Operating Life Tests	23
6	Electrical Measurements at Intermediate Points and on Completion of Endurance Testing	26
FIGURE	<u>:s</u>	
1	Parameter Derating Information	7
2	Physical Dimensions	8
3(a)	Pin Assignment	10
3(b)	Circuit Schematic	11
3(c)	Functional Diagram	12
4	Circuits for Electrical Measurements	19
5	Electrical Circuit for Power Burn-in and Operating Life Tests	24

APPENDICES (Applicable to specific Manufacturers only)

None.



PAGE

ISSUE 2

5

#### 1. GENERAL

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a 2 Channel High Speed Driver with SPST JFET switches based on Type DG181. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

#### 1.4 PARAMETER DERATING INFORMATION

Derate 6.0mW/°C at +75°C or above. See Figure 1.

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(b).

#### 1.8 FUNCTIONAL DIAGRAM

As per Figure 3(c).

#### 1.9 HANDLING PRECAUTIONS

These devices are susceptible to damage by Electrostatic Discharge. Therefore suitable precautions shall be employed for protection during all phases of manufacture, test, packaging, shipping and any handling.

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.



PAGE 6

ISSUE 2

#### **TABLE 1(a) - TYPE VARIANTS**

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	TO100	2(a)	D3 or D4
02	TO100	2(a)	D2
03	D.I.L.	2(b)	D3 or D4
04	D.I.L.	2(b)	D2

#### **TABLE 1(b) - MAXIMUM RATINGS**

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Total Supply Voltage	V <sub>DD</sub> - V <sub>SS</sub>	36	٧	
2	Positive Supply to Drain	$V_{DD} - V_{D}$	33	V	
3	Drain to Negative Supply	V <sub>D</sub> -V <sub>SS</sub>	33	V	
4	Drain to Source Voltage	V <sub>DS</sub>	± 22	V	
5	Logic to Negative Supply	V <sub>L</sub> -V <sub>SS</sub>	36	٧	
6	Logic to Input	V <sub>L</sub> – V <sub>IN</sub>	8.0	٧	
7	Logic to Reference	V <sub>L</sub> – V <sub>REF</sub>	8.0	٧	
8	Input to Reference	V <sub>IN</sub> – V <sub>REF</sub>	8.0	V	
9	Reference to Negative Supply	V <sub>R</sub> -V <sub>SS</sub>	27	٧	
10	Current (any Terminal)	l	30	mA	
11	Storage Temperature	T <sub>stg</sub>	-65 to +150	۰C	
12	Operating Temperature	T <sub>op</sub>	-55 to +125	°C	
13	Power Dissipation	P <sub>D</sub>	450 825	mW	Notes 1 and 3 Notes 1 and 4
14	Soldering Temperature	T <sub>sol</sub>	+260	۰C	Note 2

#### **NOTES**


- 1. Device mounted with all leads welded or soldered to printed circuit board.
- 2. Duration 10 seconds maximum at a distance of not less than 1.5mm from the can and the same lead shall not be resoldered until 3 minutes have elapsed.
- 3. TO100 package.
- 4. D.I.L. package.



PAGE

ISSUE 2

#### FIGURE 1 - PARAMETER DERATING INFORMATION




Device Dissipation versus Temperature




PAGE 8

#### **FIGURE 2 - PHYSICAL DIMENSIONS**

#### FIGURE 2(a) - TO100 PACKAGE





SYMBOL	MILLIM	ETRES	NOTES
STIVIDUL	MIN.	MAX.	NOTES
Α	4.19	4.70	
Øb	0.41	0.48	2
Øb1	0.41	0.53	2
ØD	8.51	9.40	
ØD1	7.75	8.51	
ØD2	3.56	4.06	
е	5.84	4	
e1	2.92	T.P.	4
F	-	1.02	
k	0.71	0.86	
k1	0.74	1.14	3
L	12.70	-	2
L1	-	1.27	2
L2	6.35	-	2
Q	0.25	1.02	
α	36°	T.P.	4

#### **NOTES**

- 1. Index point shall be identified by a tab which shall correspond to Pin 10.
- 2. (All leads) Øb applies between L1 and L2. Øb1 applies between L2 and 12.70mm from the reference plane. Diameter is uncontrolled in L1 and beyond 12.70mm from the reference plane.
- 3. Measured from the maximum diameter of the product.
- 4. Leads having a maximum diameter 0.48mm measured 1.27mm + 0.03mm 0.00mm below the seating plane of the product shall be within 0.18mm of their true position relative to a maximum width tab.




PAGE


ISSUE 2


9

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(b) - D.I.L. PACKAGE







SYMBOL	MILLIM	ETRES
STIVIBUL	MIN.	MAX.
Α	6.99	7.87
В	16.26	19.96
С	2.54	5.08
D	0.51	1.27
E	3.18	4.06
F	0.20	0.31
G	7.37	8.13
Н	0.38	0.58
J	1.02	1.78
К	2.29	2.79




PAGE 10


ISSUE 2

#### FIGURE 3(a) - PIN ASSIGNMENT

#### TO100 PACKAGE



#### D.I.L. PACKAGE






PAGE 11

ISSUE 2

#### FIGURE 3(b) - CIRCUIT SCHEMATIC






PAGE 12

ISSUE 2

#### FIGURE 3(c) - FUNCTIONAL DIAGRAM





PAGE 13

ISSUE 2

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

V<sub>L</sub> = Logic Voltage.

V<sub>DS</sub> = Drain to Source Voltage. V<sub>REF</sub> = Reference Voltage.

 $C_{D(OFF)}$  = Drain Off State Capacitance.  $C_{S(ON)}$  = Source On State Capacitance.  $r_{DS(ON)}$  = Drain Source on State Resistance.

#### 4. REQUIREMENTS

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

#### 4.2.1 Deviations from Special In-process Controls

None. . ...

#### 4.2.2 Deviations from Final Production Tests (Chart II)

None.

#### 4.2.3 Deviations from Burn-in and Electrical Measurements (Chart III)

(a) Para. 7.7.1(a), High Temperature Reverse Bias Burn-in: Not applicable.

#### 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

(a) The electrical measurements specified at the end of Subgroup I and II tests shall be carried out as stated in Table 2 of this specification.

#### 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

(a) The electrical measurements referenced 9.9.4 shall be performed as stated in Table 2 of this specification.



PAGE 14

ISSUE :

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.15 grammes.

#### 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals and the lids shall be welded, brazed or preform-soldered.

#### 4.4.2 Lead Material and Finish

The material shall be Type 'D' with either Type '2' or Type '3 or 4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of components delivered to this specification shall be in accordance with ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 <u>Lead Identification</u>

A tab shall be used to identify Pin 10.

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>940800102B</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable) ————	

#### 4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with ESA/SCC Basic Specification No. 21700.



PAGE 15

ISSUE 2

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +25 ±3 °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb}$  = +125°C and -55°C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4. The circuits are considered to be for reference only.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb}$  = +25 ±3 °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

#### 4.7.3 <u>Electrical Circuits for Power Burn-in</u>

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



PAGE 16

ISSUE 2

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No.	Characteristics	Symbol	Test M		Test	Test Conditions (Note 1)	Lin	Limits	
140.	Onaracteristics	Cymbol	750	883	Fig.	(Pins Under Test)	Min	Max	Unit
1 to 2	Drain Source On Resistance	r <sub>DS(ON)</sub>	3421	-	4(a)	$V_D = -7.5$ , $I_S = 10$ mA $V_I = 0.8$ V (Pins 1-2, 9-10)	-	30	Ω
3 to 4	Source Off Leakage Current	I <sub>S(OFF)</sub>	3413		4(b)	$V_D = -10V, V_S = 10V$ $V_{DD} = 10V, V_{SS} = -20V$ $V_I = 2.0V$ (Pins 1, 10)	-	1.0	nA
5 to 6	Source Off Leakage Current	IS(OFF)	3413	-	4(b)	$V_D = -7.5V, V_S = 7.5V$ $V_I = 2.0V$ (Pins 1, 10)	-	1.0	nA
7 to 8	Drain Off Leakage Current	I <sub>D(OFF)</sub>	3413		4(c)	$V_D = 10V, V_S = -10V$ $V_{DD} = 10V, V_{SS} = -20V$ $V_I = 2.0V$ (Pins 2, 9)	-	1.0	nA
9 to 10	Drain Off Leakage Current	l <sub>D(OFF)</sub>	3413	_	4(c)	$V_D = 7.5V$ , $V_S = -7.5V$ $V_I = 2.0V$ (Pins 2, 9)	-	1.0	nA
11 to 12	Channel On Leakage Current	I <sub>D(ON)</sub> I <sub>S(ON)</sub>	3403	-	4(d)	$V_D = V_S = 7.5V$ $V_I = 0.8V$ (Pins 1, 10)	<u>-</u>	-2.0	nA
13 to 14	Input Current, Input Voltage Low	اړړ	-	3009	4(e)	V <sub>I</sub> = 0 (Pins 3, 8)	-	- 250	μA
15 to 16	Input Current, Input Voltage High	liн	-	3010	4(e)	V <sub>I</sub> = 5.0V (Pins 3, 8)	-	10	μA
17	Positive Supply Current	I <sub>DD</sub>	_	3005	<b>4</b> (f)	Both V <sub>I</sub> = 0 All channels on (Pin 4)	-	1.5	mA
18	Positive Supply Current	I <sub>DD</sub>	-	3005	4(f)	Both V <sub>I</sub> = 5.0V All channels off (Pin 4)	-	1.5	mA
19	Negative Supply Current	I <sub>SS</sub>	-	3005	4(g)	Both V <sub>I</sub> = 0 All channels on (Pin 7)	-	- 5.0	mA
20	Negative Supply Current	I <sub>SS</sub>	-	3005	4(g)	Both V <sub>I</sub> = 5.0V All channels off (Pin 7)	-	- 5.0	mA
21	Logic Supply Current	ΙL	_	-	4(h)	Both V <sub>I</sub> = 0 All channels on (Pin 5)	-	4.5	mA
22	Logic Supply Current	IL		-	4(h)	Both V <sub>I</sub> = 5.0V All channels off (Pin 5)	-	4.5	mA

**NOTES:** See Page 17.



PAGE 17

ISSUE 2

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No. Characteristics	Characteristics	Characteristics Symbol		Test Method MIL-STD Test		Test Conditions (Note 1)	Limits		Unit
1.0.	ond dotonous	Cymbol	750	883	Fig.	(Pins Under Test)	Min	Max	Onne
23	Reference Supply Current	l <sub>R</sub>	-	-	4(i)	Both V <sub>I</sub> = 0 All channels on (Pin 6)	-	-2.0	mA
24	Reference Supply Current	I <sub>R</sub>	-	-	4(i)	Both V <sub>I</sub> = 5.0V All channels off (Pin 6)		-2.0	mA

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No.	Characteristics	Symbol	Test M	lethod STD	Test	Test Conditions (Note 1) (Pins Under Test)	Limits		Unit
	<u> </u>	<b>-</b>	750	883	Fig.		Min	Max	
25	Turn On Time	t <sub>on</sub>	-	3004	4(j)	-	-	150	ns
26	Turn Off Time	t <sub>off</sub>	<b>-</b>	3004	4(j)	-	-	150	ns

#### **NOTES**

1. Unless otherwise noted:

 $V_{DD} = 15V$ :  $V_{SS} = -15V$  $V_{L} = 5.0V$ :  $V_{REF} = 0$ .



PAGE 18

ISSUE 2

#### TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

No.	Characteristics	Symbol	Test M MIL-		Test	Test Conditions (Note 1)	Limits		Unit
		,	750	883	Fig.	(Pins Under Test)	Min	Max	
1 to 2	Drain Source On Resistance	r <sub>DS(ON)</sub>	3421	-	4(a)	$V_D = -7.5$ , $I_S = 10$ mA $V_I = 0.8$ V (Pins 1-2, 9-10)	-	60	Ω
3 to 4	Source Off Leakage Current	I <sub>S(OFF)</sub>	3413	-	4(b)	$V_D = -10V$ , $V_S = 10V$ $V_{DD} = -10V$ , $V_{SS} = 20V$ $V_I = 2.0V$ (Pins 1, 10)	-	100	nA
5 to 6	Source Off Leakage Current	I <sub>S(OFF)</sub>	3413	-	4(b)	$V_D = -7.5V$ , $V_S = 7.5V$ $V_I = 2.0V$ (Pins 1, 10)	-	100	nA
7 to 8	Drain Off Leakage Current	l <sub>D(OFF)</sub>	3413	_	4(c)	$V_D = 10V, V_S = -10V$ $V_{DD} = 10V, V_{SS} = -20V$ $I_N = 2.0V$ (Pins 2, 9)	-	100	nA
9 to 10	Drain Off Leakage Current	l <sub>D(OFF)</sub>	3413	-	4(c)	$V_D = 7.5V, V_S = -7.5V$ $V_I = 2.0V$ (Pins 2, 9)	-	100	nA
11 to 12	Channel On Leakage Current	I <sub>D(ON)</sub> Is(ON)	3403	-	4(d)	$V_D = V_S = -7.5V$ $V_I = 0.8V$ (Pins 1, 10)	-	-200	nA
13 to 14	Input Current, Input Voltage Low	I <sub>IL</sub>	1	3009	4(e)	V <sub>I</sub> = 0 (Pins 3, 8)	-	- 250	μA
15 to 16	Input Current, Input Voltage High	l <sub>іН</sub>	-	3010	4(e)	V <sub>I</sub> = 5.0V (Pins 3, 8)	-	20	μA

NOTES: See Page 17.

#### TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

No.	Characteristics	Characteristics Symbol Test Method Test Conditions  Test Method Test Conditions (Note 1)	Limits		Unit				
	Ondractoristics	Cymbol	750	883	Fig.	Test Conditions (Note 1) (Pins Under Test) $V_D = -7.5, I_S = 10 \text{mA}$ $V_I = 0.8 \text{V}$ (Pins 1-2, 9-10) $V_I = 0$	Min	Max	Offic
1 to 2	Drain Source On Resistance	r <sub>DS(ON)</sub>	3421	-	4(a)	$V_1 = 0.8V$	1	30	Ω
13 to 14	Input Current, Input Voltage Low	IIL		3009	4(e)	V <sub>I</sub> = 0	-	- 250	μΑ

**NOTES:** See Page 17.




PAGE 19

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

#### FIGURE 4(a) - DRAIN SOURCE ON RESISTANCE

#### FIGURE 4(b) - SOURCE OFF LEAKAGE CURRENT



#### **NOTES**


- 1. Each input to be tested separately.
- 2. Both inputs low.

#### **NOTES**

- 1. Each channel to be tested separately.
- 2. Both inputs high.

#### FIGURE 4(c) - DRAIN OFF LEAKAGE CURRENT

#### FIGURE 4(d) - CHANNEL ON LEAKAGE CURRENT



#### **NOTES**

- 1. Each channel to be tested separately.
- 2. Both inputs high.

#### **NOTES**

- 1. Each channel to be tested separately.
- 2. Both inputs low.




PAGE 20


ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - INPUT CURRENT, INPUT VOLTAGE LOW AND INPUT CURRENT, INPUT VOLTAGE HIGH

FIGURE 4(f) - COLLECTOR SUPPLY CURRENT






#### **NOTES**

1. Each channel to be tested separately.


#### **NOTES**

1. Both inputs low.

#### FIGURE 4(g) - EMITTER SUPPLY CURRENT



#### FIGURE 4(h) - LOGIC SUPPLY



#### **NOTES**

1. Both inputs low.

#### **NOTES**

1. Both inputs low.




PAGE 21

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(i) - REFERENCE SUPPLY CURRENT



#### **NOTES**

1. Both inputs low.




PAGE 22

ISSUE 2


#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(j) - DYNAMIC TEST AND SWITCHING WAVEFORMS



#### **NOTES**

1. Each switch to be tested separately.





PAGE 23

ISSUE 2

#### **TABLE 4 - PARAMETER DRIFT VALUES**

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
1 to 2	Drain Source On Resistance	r <sub>DS(on)</sub>	As per Table 2	As per Table 2	±3.0	Ω
3 to 4	Source Off Leakage Current	I <sub>S(off)</sub>	As per Table 2	As per Table 2	± 0.5	nA
7 to 8	Drain Off Leakage Current	I <sub>D(off)</sub>	As per Table 2	As per Table 2	± 0.5	nA

#### TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0 - 5)	°C
2	Power Supply Voltage	V <sub>DD</sub> V <sub>SS</sub>	+ 15 – 15	V
3	Logic Voltage	VL	5.0	V



PAGE 24

ISSUE 2

#### FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS - TO100 CASE





FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS - D.I.L. CASE





PAGE 25

ISSUE 2

### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 2. Unless otherwise stated, the measurements shall be performed at  $T_{amb}$  = +25 ±3 °C.

#### 4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb}$  = +25 ±3 °C.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +25 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Tests (Part of Endurance Testing)

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5.

#### 4.8.6 Conditions for High Temperature Storage Test (Part of Endurance Testing)

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be  $T_{amb} = +150(+0-5)$  °C.



PAGE 26

ISSUE 2

## TABLE 6 - ELECTRICAL MEASUREMENTS AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	LIM	UNIT	
140.	OHANAOTENISTICS	STIVIDOL	TEST METHOD	CONDITIONS	MIN	MAX	UNIT
1 to 2	Drain Source On Resistance	r <sub>DS(on)</sub>	As per Table 2	As per Table 2	-	30	Ω
3 to 4	Source Off Leakage Current	I <sub>S(off)</sub>	As per Table 2	As per Table 2	-	1.0	nA
7 to 8	Drain Off Leakage Current	l <sub>D(off)</sub>	As per Table 2	As per Table 2	-	1.0	nA