

Page i

# ANALOGUE MULTIPLEXER, BASED ON TYPE HI-506A ESCC Detail Specification No. 9408/002

## ISSUE 1 October 2002





#### **ESCC Detail Specification**

| PAGE  | ii |
|-------|----|
| ISSUE | 1  |

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



## european space agency agence spatiale européenne

Pages 1 to 42

## INTEGRATED CIRCUITS, 16-CHANNEL CMOS ANALOGUE MULTIPLEXER, BASED ON TYPE HI-506A

ESA/SCC Detail Specification No. 9408/002



## space components coordination group

|            |               | Approved by   |                                    |  |  |
|------------|---------------|---------------|------------------------------------|--|--|
| Issue/Rev. | Date          | SCCG Chairman | ESA Director General or his Deputy |  |  |
| Issue 2    | February 1999 | \$a_mill      | Hoom                               |  |  |
|            |               |               |                                    |  |  |
|            |               |               |                                    |  |  |
|            |               |               |                                    |  |  |



PAGE 2

ISSUE 2

#### **DOCUMENTATION CHANGE NOTICE**

| Letter Date Melerence Rem   | Approved DCR No.   |
|---|--|
| DCN Table 1(a) : Lead Finish column heading and entries amended Para. 2 : Item (c) deleted and all subsequent items renumbered Para. 4.2.2 : Deviation "(b)" deleted Para. 4.2.3 : Deviation deleted and "None" added Para. 4.2.4 : "None" deleted and Deviation "(a)" added Para. 4.2.5 : "None" deleted and Deviation "(a)" added Para. 4.2.5 : "None" deleted and new text added Para. 4.4.2 : Existing text deleted and new text added Para. 4.5.3 : Type Variant entry amended Para. 4.7.1 : Second alinea added Table 5(a) : "N-Channels" added to Title : "Duration" added to Table Table 5(b) : "P-Channels" added to Title : "Duration" added to Table Figure 5(a) : "N-Channels" added to Title | None<br>None<br>21025<br>21025<br>21048<br>23496<br>22919<br>21025<br>23496<br>23496<br>23496<br>23496<br>23496<br>23496 |



PAGE 3

ISSUE 2

#### **TABLE OF CONTENTS**

| 1.           | GENERAL   | <u>Page</u><br><b>5</b> |
|--------------|---|-------------------------|
| 1.1          | Scope   | 5                       |
| 1.2          | Component Type Variants   | 5                       |
| 1.3          | Maximum Ratings   | 5                       |
| 1.4          | Parameter Derating Information  | 5                       |
| 1.5          | Physical Dimensions   | 5                       |
| 1.6          | Pin Assignment  | 5                       |
| 1.7          | Truth Table   | 5                       |
| 1.8          | Circuit Schematic   | 5                       |
| 1.9          | Functional Diagram  | 5                       |
| 1.10         | Handling Precautions  | 5                       |
| 2.           | APPLICABLE DOCUMENTS  | 5                       |
| 3.           | TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS                      | 14                      |
| 4.           | REQUIREMENTS  | 14                      |
| 4.1          | General   | 14                      |
| 4.2          | Deviations from Generic Specification                                     | 14                      |
| 4.2.1        | Deviations from Special In-Process Controls                               | 14                      |
| 4.2.2        | Deviations from Final Production Tests                                    | 14                      |
| 4.2.3        | Deviations from Burn-in and Electrical Measurements                       | 14                      |
| 4.2.4        | Deviations from Qualification Tests                                       | 14                      |
| 4.2.5        | Deviations from Lot Acceptance Tests                                      | 14                      |
| 4.3          | Mechanical Requirements   | 15                      |
| 4.3.1        | Dimension Check   | 15                      |
| 4.3.2        | Weight  | 15                      |
| 4.4          | Materials and Finishes  | 15                      |
| 4.4.1        | Case  | 15                      |
| 4.4.2        | Lead Material and Finish  | 15                      |
| 4.5          | Marking   | 15                      |
| 4.5.1        | General   | 15                      |
| 4.5.2        | Lead Identification   | 15                      |
| 4.5.3        | The SCC Component Number  | 15<br>16                |
| 4.5.4<br>4.6 | Traceability Information Electrical Measurements                          | 16                      |
| 4.6.1        | Electrical Measurements at Room Temperature                               | 16                      |
| 4.6.2        | Electrical Measurements at High and Low Temperatures                      | . 16                    |
| 4.6.3        | Circuits for Electrical Measurements                                      | 16                      |
| 4.7          | Burn-in Tests   | 16                      |
| 4.7.1        | Parameter Drift Values  | 16                      |
| 4.7.2        | Conditions for High Temperature Reverse Bias and Dynamic Burn-in          | 16                      |
| 4.7.3        | Electrical Circuits for High Temperature Reverse Bias and Dynamic Burn-in | 16                      |
| 4.8          | Environmental and Endurance Tests   | 40                      |
| 4.8.1        | Electrical Measurements on Completion of Environmental Tests              | 40                      |
| 4.8.2        | Electrical Measurements at Intermediate Points during Endurance Tests     | 40                      |
| 4.8.3        | Electrical Measurements on Completion of Endurance Tests                  | 40                      |
| 4.8.4        | Conditions for Operating Life Tests                                       | 40                      |
| 4.8.5        | Electrical Circuits for Operating Life Tests                              | 40                      |
| 4.8.6        | Conditions for High Temperature Storage Test                              | 40                      |
|              |   |                         |



PAGE 4
ISSUE 2

| TABLES | <u>\$</u>   | Page |
|--------|---|------|
| 1(a)   | Type Variants   | 6    |
| 1(b)   | Maximum Ratings   | 6    |
| 2      | Electrical Measurements at Room Temperature - d.c. Parameters                         | 17   |
|        | Electrical Measurements at Room Temperature - a.c. Parameters                         | 21   |
| 3      | Electrical Measurements at High and Low Temperatures                                  | 23   |
| 4      | Parameter Drift Values  | 35   |
| 5(a)   | Conditions for Burn-in High Temperature Reverse Bias, N-Channels                      | 36   |
| 5(b)   | Conditions for Burn-in High Temperature Reverse Bias, P-Channels                      | 36   |
| 5(c)   | Conditions for Burn-in, Dynamic and Operating Life Tests                              | 37   |
| 6      | Electrical Measurements at Intermediate Points and on Completion of Endurance Testing | 41   |
| FIGURE | <u>:S</u>   |      |
| 1      | Parameter Derating Information  | 7    |
| 2      | Physical Dimensions - Dual-in-Line Package  | 8    |
| 3(a)   | Pin Assignment  | 9    |
| 3(b)   | Decode Truth Table  | 9    |
| 3(c)   | Circuit Schematic - Address Decoder   | 10   |
| 3(d)   | Circuit Schematic - Address Input Buffer and Level Shifter                            | 11   |
| 3(e)   | Circuit Schematic - Multiplex Switch  | 12   |
| 3(f)   | Functional Diagram  | 13   |
| 4      | Circuits for Electrical Measurements  | 27   |
| 5(a)   | Electrical Circuit for High Temperature Reverse Bias, N-Channels                      | 38   |
| 5(b)   | Electrical Circuit for High Temperature Reverse Bias, P-Channels                      | 38   |
| 5(c)   | Electrical Circuit for Burn-in, Dynamic and Operating Life Tests                      | 39   |
| APPENI | DICES (Applicable to specific Manufacturers only)                                     |      |
| 'A'    | Agreed Deviations for Harris (US)   | 42   |



PAGE

ISSUE 2

5

#### 1. GENERAL

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a 16-channel, CMOS Analogue Multiplexer, based on Type HI-506A. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

#### 1.4 PARAMETER DERATING INFORMATION

As per Figure 1.

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 CIRCUIT SCHEMATIC

As per Figures 3(c), 3(d) and 3(e).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(f).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be taken for protection during all phases of manufacture, testing, packaging, shipment and any handling.

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.
- (c) MIL-STD-750, Test Methods and Procedures for Semiconductor Devices.
- (d) MIL-M-38510, Microcircuits, General Specification for.



PAGE 6

ISSUE 2

#### **TABLE 1(a) - TYPE VARIANTS**

| VARIANT | CASE | FIGURE | LEAD MATERIAL AND<br>FINISH |
|---------|------|--------|-----------------------------|
| 01      | DIL  | 2      | D2                          |
| 02      | DIL  | 2      | D3 or D4                    |

#### TABLE 1(b) - MAXIMUM RATINGS

| No. | CHARACTERISTICS                | SYMBOL                             | MAXIMUM RATINGS                              | UNITS | REMARKS |
|-----|--------------------------------|------------------------------------|--|-------|---------|
| 1   | Supply Voltage                 | V <sub>DD</sub><br>V <sub>SS</sub> | + 20<br>- 20                                 | V     |         |
| 2   | Power Dissipation              | P <sub>D</sub>                     | 1200   | mW    | Note 1  |
| 3   | Digital Input Overvoltage      | V <sub>IN</sub>                    | V <sub>DD</sub> +4.0<br>V <sub>SS</sub> -4.0 | V     |         |
| 4   | Analogue Input Overvoltage     | V <sub>IN</sub>                    | V <sub>DD</sub> +20<br>V <sub>SS</sub> -20   | V     |         |
| 5   | Operating Temperature<br>Range | T <sub>op</sub>                    | −55 to +125                                  | °C    |         |
| 6   | Storage Temperature Range      | T <sub>stg</sub>                   | -65 to +150                                  | °C    |         |
| 7   | Reference Voltage to<br>Ground | V <sub>REF</sub>                   | 20   | V     |         |
| 8   | Soldering Temperature          | T <sub>sol</sub>                   | 265  | °C    | Note 2  |

#### **NOTES**

- 1. At +25°C. For "derating with temperature", see Figure 1.
- 2. Duration 10 seconds maximum at a distance of not less than 1.5mm from the can and the same lead shall not be resoldered until 3 minutes have elapsed.




PAGE

ISSUE 2

7

#### FIGURE 1 - PARAMETER DERATING INFORMATION



Device Dissipation versus Temperature




PAGE

ISSUE 2

8

#### FIGURE 2 - PHYSICAL DIMENSIONS

#### **DUAL-IN-LINE PACKAGE**



| SYMBOL   | MILLIM    | MILLIMETRES |       |  |
|----------|-----------|-------------|-------|--|
| STIVIDUL | MIN. MAX. |             | NOTES |  |
| Α        | 32.05     | 36.07       |       |  |
| В        | -         | 15.49       |       |  |
| С        | 15.11     | 15.37       |       |  |
| D        | 0.20      | 0.30        |       |  |
| E        | 2.41      | 2.67        | 2     |  |
| F        | 0.38      | 1.14        |       |  |
| G        | 1.91      | 2.67        |       |  |
| Н        | 3.94      | 4.70        |       |  |
| J        | 0.41      | 0.51        |       |  |


#### **NOTES**

- 1. A notch, as shown, shall be used for pin identification.
- 2. Non-accumulating

PAGE

ISSUE 2

#### FIGURE 3(a) - PIN ASSIGNMENT



#### FIGURE 3(b) - DECODE TRUTH TABLE


| A <sub>3</sub> | A <sub>2</sub> | A <sub>1</sub> | A <sub>0</sub> | EN | "ON"<br>CHANNEL |
|----------------|----------------|----------------|----------------|----|-----------------|
| Х              | Χ              | Х              | Χ              | L  | NONE            |
| L              | L              | L              | L              | Н  | 1               |
| L              | L              | L              | Н              | Н  | 2               |
| L              | L              | Н              | L              | Н  | 3               |
| L              | L              | Н              | Н              | Н  | 4               |
| L              | Н              | L              | L              | Н  | 5               |
| L              | Н              | L              | Н              | Н  | 6               |
| L              | Н              | Н              | L              | Н  | 7               |
| L              | Н              | Н              | Н              | Н  | 8               |
| Н              | L              | L              | L              | Н  | 9               |
| Н              | L              | L              | Н              | Н  | 10              |
| Н              | L              | Н              | L              | Н  | 11              |
| Н              | L              | Н              | Н              | Н  | 12              |
| Н              | Н              | L              | L              | Н  | 13              |
| Н              | Н              | L              | Н              | Н  | 14              |
| Н              | Н              | Н              | L              | Н  | 15              |
| Н              | Н              | Н              | Н              | Н  | 16              |



PAGE 10

ISSUE 2

#### FIGURE 3(c) - CIRCUIT SCHEMATIC - ADDRESS DECODER






PAGE 11

ISSUE 2


#### FIGURE 3(d) - CIRCUIT SCHEMATIC - ADDRESS INPUT BUFFER AND LEVEL SHIFTER



PAGE 12

ISSUE 2


#### FIGURE 3(e) - CIRCUIT SCHEMATIC - MULTIPLEX SWITCH



PAGE 13

ISSUE 2

#### FIGURE 3(f) - FUNCTIONAL DIAGRAM





PAGE 14

ISSUE 2

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

 $I_{OFF} = Channel$  "Off" Leakage Current.  $I_{ON} = Channel$  "On" Leakage Current.

 $R_{ON}$  = Channel "On" Resistance.  $t_{open}$  = Break-before-make Delay.

 $C_{INC}$  = Channel "Off" Input Capacitance.  $C_{OC}$  = Channel "Off" Output Capacitance.  $C_{IN}$  = Input Capacitance Address or Enable.

#### 4. REQUIREMENTS

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

#### 4.2.1 <u>Deviations from Special In-process Controls</u>

None.

#### 4.2.2 Deviations from Final Production Tests (Chart II)

(a) The following test shall be added to the chart after "Bond Strength Test" (Para. 9.2.1):-"Die-shear Test: In accordance with Method 2019 of MIL-STD-883. The sample size shall be 3 devices with no failures permitted."

#### 4.2.3 Deviations from Burn-in and Electrical Measurements (Chart III)

None.

#### 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

(a) The electrical measurements specified at the end of Subgroup I and II tests shall be carried out as stated in Table 2 of this specification.

#### 4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

(a) The electrical measurements referenced 9.9.4 shall be performed as stated in Table 2 of this specification.



PAGE 15

ISSUE 2

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.3 grammes.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 Case

The case shall be hermetically sealed and have a ceramic body with side-brazed leads and a gold-plated lid.

#### 4.4.2 Lead Material and Finish

The material shall be Type 'D' with either Type '2' or Type '3 or 4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of components delivered to this specification shall be in accordance with ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 <u>Lead Identification</u>

An index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering shall be read with the index or tab on the left-hand side.

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

|                                       | 940800202B |
|---------------------------------------|------------|
| Detail Specification Number           |            |
| Type Variant (see Table 1(a))         |            |
| Testing Level (B or C, as applicable) |            |



PAGE 16

ISSUE 2

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Tables 3. The measurements shall be performed at  $T_{amb} = +125(+0-5)$  °C and -55(+5-0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb}$  = +22 ±3 °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For high temperature reverse bias burn-in, the parameter drift values ( $\Delta$ ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

#### 4.7.2 Conditions for High Temperature Reverse Bias and Dynamic Burn-in

The requirements for high temperature reverse bias and dynamic burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for high temperature reverse bias and dynamic burn-in shall be as specified in Tables 5(a), 5(b) and 5(c).

#### 4.7.3 Electrical Circuits for High Temperature Reverse Bias and Dynamic Burn-in

Circuits for use in performing the high temperature reverse bias and dynamic burn-in tests are shown in Figures 5(a), 5(b) and 5(c).



PAGE 17

ISSUE 2

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

|                |   | 0                | MIL-STD-<br>883 | Test | Test Conditions   | Limits   |     | l læ:t |
|----------------|---|------------------|-----------------|------|---|----------|-----|--------|
| No.            | Characteristics                                   | Symbol           | Test<br>Method  | Fig. | (Pins Under Test)   | Min      | Max | Unit   |
| 1              | Functional Test                                   | •                | 3005            | 3(h) | Verify Truth Table.<br>V <sub>DD</sub> = 15V, V <sub>SS</sub> = - 15V<br>V <sub>REF</sub> = Open<br>Note 1  | -        | •   | mA     |
| 2              | Quiescent Current<br>(Positive)                   | l <sub>DD1</sub> | 3005            | 4(a) | $\begin{aligned} &V_{IN} \text{ (enable)} = 4.0V\\ &V_{IN} \text{ (address)} = 0.8V\\ &V_{IN} \text{ (all channels)} = 0V\\ &V_{DD} = 15V, \ V_{SS} = -15V\\ &V_{REF} = Open\\ &\text{(Pin 1)} \end{aligned}$ | -        | 2.0 | mA     |
| 3              | Quiescent Current<br>(Negative)                   | I <sub>SS1</sub> | 3005            | 4(a) | $V_{IN}$ (enable) = 4.0V<br>$V_{IN}$ (address) = 0.8V<br>$V_{IN}$ (all channels) = 0V<br>$V_{DD}$ = 15V, $V_{SS}$ = $-$ 15V<br>$V_{REF}$ = Open<br>(Pin 27)   | -1.0     | -   | mA     |
| 4              | Quiescent Standby<br>Current (Positive)           | I <sub>DD2</sub> | 3005            | 4(a) | $V_{IN}$ (enable) = 0.8V<br>$V_{IN}$ (address) = 0.8V<br>$V_{IN}$ (all channels) = 0V<br>$V_{DD}$ = 15V, $V_{SS}$ = $-$ 15V<br>$V_{REF}$ = Open<br>(Pin 1)  | <b>-</b> | 2.0 | mA     |
| 5              | Quiescent Standby<br>Current (Negative)           | I <sub>SS2</sub> | 3005            | 4(a) | $V_{IN}$ (enable) = 0.8V<br>$V_{IN}$ (address) = 0.8V<br>$V_{IN}$ (all channels) = 0V<br>$V_{DD}$ = 15V, $V_{SS}$ = $-$ 15V<br>$V_{REF}$ = Open<br>(Pin 27)   | -1.0     | •   | mA     |
| 6<br>to<br>10  | Input Current, Low<br>Level Address or<br>Enable  | I <sub>IL</sub>  | 3009            | 4(b) | $V_{IN}$ (under test) = 0.8V<br>$V_{IN}$ (other inputs) = 15V<br>$V_{DD}$ = 15V, $V_{SS}$ = -15V<br>$V_{REF}$ = Open<br>(Pins 14-15-16-17-18)   | -        | 500 | nA     |
| 11<br>to<br>15 | Input Current, High<br>Level Address or<br>Enable | Ін               | 3010            | 4(c) | $V_{IN}$ (under test) = 4.0V<br>$V_{IN}$ (other inputs) = 0V<br>$V_{DD}$ = 15V, $V_{SS}$ = - 15V<br>$V_{REF}$ = Open<br>(Pins 14-15-16-17-18)   | -        | 500 | nA     |



PAGE 18

ISSUE 2

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

| N.             | Obavastavistias   | Cumbal            | MIL-STD-<br>883 | Test | Test Conditions   | Lim | nits | Unit |
|----------------|---|-------------------|-----------------|------|---|-----|------|------|
| No.            | Characteristics   | Symbol            | Test<br>Method  | Fig. | (Pins Under Test)   | Min | Max  | Unit |
| 16<br>to<br>31 | Channel "Off" Input<br>Leakage Current<br>(any Channel)   | l <sub>OFF1</sub> | -               | 4(d) | $V_{IN}$ (enable) = 0.8V<br>Address Inputs:<br>$V_{IL}$ = 0.8V, $V_{IH}$ = 4.0V<br>Channel Input Conditions:<br>$V_{IN}$ (under test) = 10V<br>$V_{IN}$ (other inputs) = $-$ 10V<br>$V_{DD}$ = 15V, $V_{SS}$ = $-$ 15V<br>$V_{REF}$ = Open<br>(Pins 4-28, 5-28, 6-28, 7-28, 8-28, 9-28, 10-28, 11-28, 19-28, 20-28, 21-28, 22-28, 23-28, 24-28, 25-28, 26-28) | -   | 10   | nA   |
| 33<br>to<br>47 | Channel "Off" Input<br>Leakage Current<br>(any Channel)   | lOFF2             | -               | 4(d) | $V_{IN}$ (enable) = 0.8V<br>Address Inputs:<br>$V_{IL}$ = 0.8V, $V_{IH}$ = 4.0V<br>Channel Input Conditions:<br>$V_{IN}$ (under test) = -10V<br>$V_{IN}$ (other inputs) = 10V<br>$V_{DD}$ = 15V, $V_{SS}$ = -15V<br>$V_{REF}$ = Open<br>(Pins 4-28, 5-28, 6-28, 7-28, 8-28, 9-28, 10-28, 11-28, 19-28, 20-28, 21-28, 22-28, 23-28, 24-28, 25-28, 26-28)       | -   | 10   | nA   |
| 48             | Channel "Off" Output<br>Leakage Current<br>(all Channels) | loff3             | -               | 4(e) | V <sub>IN</sub> (address and enable) = 0.8V<br>Channel Input Conditions:<br>V <sub>IN</sub> (under test) = -10V<br>V <sub>IN</sub> (all inputs) = 10V<br>V <sub>DD</sub> = 15V, V <sub>SS</sub> = -15V<br>V <sub>REF</sub> = Open<br>(Pins 28 to 4 thru 11 and 19 thru 26)  | -   | 10   | nA   |
| 49             | Channel "Off" Output<br>Leakage Current<br>(all Channels) | lOFF4             | -               | 4(e) | $V_{IN}$ (address and enable) = 0.8V Channel Input Conditions: $V_{IN}$ (under test) = 10V $V_{IN}$ (all inputs) = $-10V$ $V_{DD}$ = 15V, $V_{SS}$ = $-15V$ $V_{REF}$ = Open (Pins 28 to 4 thru 11 and 19 thru 26)  | -   | 10   | nA   |



PAGE 19

ISSUE 2

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

| Na             | Obavastaviation   | Cumah al         | MIL-STD-<br>883 | Test | Test Conditions   | Lin | nits | l lmit |
|----------------|---|------------------|-----------------|------|---|-----|------|--------|
| No.            | Characteristics   | Symbol           | Test<br>Method  | Fig. | (Pins Under Test)   | Min | Max  | Unit   |
| 50<br>to<br>65 | Channel "Off" Output<br>Leakage Current<br>(Overvoltage Applied)<br>(any Channel) | lOFF5            | -               | 4(f) | $V_{IN}$ (enable) = 0.8V<br>Address Inputs:<br>$V_{IL}$ = 0.8V, $V_{IH}$ = 4.0V<br>Channel Input Conditions:<br>$V_{IN}$ (under test) = 33V<br>$V_{OUT}$ = 0V<br>$V_{DD}$ = 15V, $V_{SS}$ = -15V<br>$V_{REF}$ = Open<br>(Pins 4-28, 5-28, 6-28, 7-28, 8-28, 9-28, 10-28, 11-28, 19-28, 20-28, 21-28, 22-28, 23-28, 24-28, 25-28, 26-28)   | 1   | 2.0  | ųA     |
| 66<br>to<br>81 | Channel "Off" Output<br>Leakage Current<br>(Overvoltage Applied)<br>(any Channel) | loff6            | -               | 4(f) | $V_{IN}$ (enable) = 0.8V<br>Address Inputs:<br>$V_{IL}$ = 0.8V, $V_{IH}$ = 4.0V<br>Channel Input Conditions:<br>$V_{IN}$ (under test) = -33V<br>$V_{OUT}$ = 0V<br>$V_{DD}$ = 15V, $V_{SS}$ = -15V<br>$V_{REF}$ = Open<br>(Pins 4-28, 5-28, 6-28, 7-28, 8-28, 9-28, 10-28, 11-28, 19-28, 20-28, 21-28, 22-28, 23-28, 24-28, 25-28, 26-28)  | -   | 2.0  | μA     |
| 82<br>to<br>97 | Channel "On"<br>Leakage Current   | I <sub>ON1</sub> | -               | 4(g) | $\begin{split} &V_{IN} \text{ (enable)} = 4.0V\\ &\text{Address Inputs:}\\ &V_{IL} = 0.8V, \ V_{IH} = 4.0V\\ &\text{Channel Input Conditions:}\\ &V_{IN} \text{ (input/output under test)} = 10V\\ &V_{IN} \text{ (other inputs)} = -10V\\ &V_{DD} = 15V, \ V_{SS} = -15V\\ &V_{REF} = \text{Open}\\ &\text{(Pins 4 \& 28, 5 \& 28, 6 \& 28, 7 \& 28, 8 \& 28, 9 \& 28, 10 \& 28, 11 \& 28, 19 \& 28, 20 \& 28, 21 \& 28, 22 \& 28, 23 \& 28, 24 \& 28, 25 \& 28, 26 \& 28)} \end{split}$ | -   | 10   | nA     |



PAGE 20

ISSUE 2

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

|                  |                                 | Characteristics Symbol Test Test Conditions  Characteristics Symbol Test (Pice Under Test) |                | Lin  | nits   | Linia |     |      |
|------------------|---------------------------------|--|----------------|------|--|-------|-----|------|
| No.              | Characteristics                 | Symbol   | Test<br>Method | Fig. | (Pins Under Test)  | Min   | Max | Unit |
| 98<br>to<br>113  | Channel "On"<br>Leakage Current | I <sub>ON2</sub>   | -              | 4(g) | $V_{IN}$ (enable) = 4.0V<br>Address Inputs:<br>$V_{IL}$ = 0.8V, $V_{IH}$ = 4.0V<br>Channel Input Conditions:<br>$V_{IN}$ (input/output under test) = -10V<br>$V_{IN}$ (other inputs) = 10V<br>$V_{DD}$ = 15V, $V_{SS}$ = -15V<br>$V_{REF}$ = Open<br>(Pins 4 & 28, 5 & 28, 6 & 28, 7 & 28, 8 & 28, 9 & 28, 10 & 28, 11 & 28, 19 & 28, 20 & 28, 21 & 28, 22 & 28, 23 & 28, 24 & 28, 25 & 28, 26 & 28) | -     | 10  | nA   |
| 114<br>to<br>145 | Channel "On"<br>Resistance      | R <sub>ON1</sub>   | -              | 4(h) | $V_{IN}$ (enable) = 4.0V<br>Address Inputs:<br>$V_{IL}$ = 0.8V, $V_{IH}$ = 4.0V<br>Channel Input Conditions:<br>$V_{IN}$ (under test) = 10V<br>$I_{IN}$ = 100 $\mu$ A<br>$V_{DD}$ = 15V, $V_{SS}$ = $-$ 15V<br>$V_{REF}$ = Open<br>(Pins 28 to 4-5-6-7-8-9-10-11-19-20-21-22-23-24-25-26; 4-5-6-7-8-9-10-11-19-20-21-22-23-24-25-26 to 28)   | -     | 1.5 | kΩ   |

- NOTES

  1. Go-no-go test with V<sub>IL</sub> = 0.8V, V<sub>IH</sub> = 4.0V.
  2. Guaranteed but not measured.
- 3. Guaranteed but not measured at -55°C.



PAGE 21

ISSUE 2

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

| NI-              | Obovostovistica  | Courada ad                           | MIL-STD-<br>883 | Test | Test Conditions  | Lim | nits | 11-14 |
|------------------|--|--------------------------------------|-----------------|------|--|-----|------|-------|
| No.              | Characteristics  | Symbol                               | Test<br>Method  | Fig. | (Pins Under Test)  | Min | Max  | Unit  |
| 146<br>to<br>147 | Propagation Delay<br>Address to Signal Out<br>(Channel Turning On) | t <sub>PHL</sub><br>t <sub>PLH</sub> | 3003            | 4(i) | $V_{IN}$ (enable) = 4.0V<br>$V_{IN}$ (address inputs)<br>= Pulse Generator<br>$V_{IN}$ (channel 1) = 10V<br>$V_{IN}$ (channel 16) = -10V<br>$V_{IN}$ (all other inputs) = 0V<br>$V_{DD}$ = 15V, $V_{SS}$ = -15V<br>$V_{REF}$ = Open<br>(Pin 28)            | 1   | 1.0  | μѕ    |
| 148              | Propagation Delay<br>Enable to Signal Out<br>(Channel Turning On)  | <sup>†</sup> PLH                     | 3003            | 4(j) | $V_{IN}$ (enable) = Pulse<br>Generator<br>$V_{IN}$ (address inputs) = 0.8V<br>$V_{IN}$ (channel 1) = 10V<br>$V_{DD}$ = 15V, $V_{SS}$ = -15V<br>$V_{REF}$ = Open<br>(Pin 28)  | 1   | 1.0  | µs    |
| 149              | Propagation Delay<br>Enable to Signal Out<br>(Channel Turning Off) | tpHL                                 | 3003            | 4(j) | $V_{IN}$ (enable) = Pulse<br>Generator<br>$V_{IN}$ (address inputs) = 4.0V<br>$V_{IN}$ (channel 16) = 10V<br>$V_{DD}$ = 15V, $V_{SS}$ = -15V<br>$V_{REF}$ = Open<br>(Pin 28)   | -   | 1.0  | μs    |
| 150<br>to<br>151 | Break-before-make<br>Delay   | t <sub>open</sub>                    | 3003            | 4(k) | $V_{IN}$ (enable) = 4.0V<br>$V_{IN}$ (address inputs)<br>= Pulse Generator<br>$V_{IN}$ (channel 1) = 5.0V<br>$V_{IN}$ (channel 16) = 5.0V<br>$V_{IN}$ (all other inputs) = 0V<br>$V_{DD}$ = 15V, $V_{SS}$ = -15V<br>$V_{REF}$ = Open<br>Note 2<br>(Pin 28) | 50  | -    | ns    |
| 152<br>to<br>167 | Channel "Off" Input<br>Capacitance                                 | C <sub>INC</sub>                     | -               | 4(I) | $V_{IN}$ (address and enable)<br>= 0V<br>f = 1.0MHz<br>$V_{DD} = V_{SS} = 0V$<br>$V_{REF} = Open$<br>Note 2<br>(Pins 4-5-6-7-8-9-10-11-19-20-21-22-23-24-25-26)  | •   | 10   | pF    |



PAGE 22

ISSUE 2

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

| Na               | No. Characteristics                    |                 | MIL-STD-<br>883 | Test | Test Conditions   | Lin | nits | Unit |
|------------------|--|-----------------|-----------------|------|---|-----|------|------|
| NO.              | Characteristics                        | Symbol          | Test<br>Method  | Fig. | (Pins Under Test)   | Min | Max  | Unit |
| 168              | Channel "Off" Output<br>Capacitance    | C <sub>OC</sub> | -               | 4(I) | V <sub>IN</sub> (address and enable)<br>= 0V<br>V <sub>DD</sub> = V <sub>SS</sub> = 0V<br>V <sub>REF</sub> = Open<br>Note 2<br>(Pin 28) | -   | 100  | pF   |
| 169<br>to<br>173 | Input Capacitance<br>Address or Enable | C <sub>IN</sub> | -               | 4(m) | $V_{IN}$ (not under test) = 0V<br>$V_{DD} = V_{SS} = 0V$<br>$V_{REF} = Open$<br>Note 2<br>(Pins 14-15-16-17-18)                         | 1   | 10   | pF   |



PAGE 23

ISSUE 2

#### TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) AND -55(+5-0) °C

| No.            | Characteristics                                   | Symbol           | MIL-STD-<br>883 | Test | Test Conditions  | Lim   | nits | Unit  |
|----------------|---|------------------|-----------------|------|--|-------|------|-------|
| NO.            | Characteristics                                   | Symbol           | Test<br>Method  | Fig. | (Pins Under Test)  | Min   | Max  | Offic |
| 1              | Functional Test                                   | -                | 3005            | 3(h) | Verify Truth Table.<br>V <sub>DD</sub> = 15V, V <sub>SS</sub> = -15V<br>V <sub>REF</sub> = Open<br>Note 1  | -     | -    | -     |
| 2              | Quiescent Current<br>(Positive)                   | l <sub>DD1</sub> | 3005            | 4(a) | $\begin{split} &V_{IN} \text{ (enable)} = 4.0V\\ &V_{IN} \text{ (address)} = 0.8V\\ &V_{IN} \text{ (all channels)} = 0V\\ &V_{DD} = 15V, \ V_{SS} = -15V\\ &V_{REF} = \text{Open}\\ &\text{(Pin 1)} \end{split}$ | -     | 2.0  | mA    |
| 3              | Quiescent Current<br>(Negative)                   | l <sub>SS1</sub> | 3005            | 4(a) | $V_{IN}$ (enable) = 4.0V<br>$V_{IN}$ (address) = 0.8V<br>$V_{IN}$ (all channels) = 0V<br>$V_{DD}$ = 15V, $V_{SS}$ = -15V<br>$V_{REF}$ = Open<br>(Pin 27)   | - 1.0 | -    | mA    |
| 4              | Quiescent Standby<br>Current (Positive)           | I <sub>DD2</sub> | 3005            | 4(a) | $\begin{aligned} &V_{IN} \text{ (enable)} = 0.8V\\ &V_{IN} \text{ (address)} = 0.8V\\ &V_{IN} \text{ (all channels)} = 0V\\ &V_{DD} = 15V, \ V_{SS} = -15V\\ &V_{REF} = Open\\ \text{(Pin 1)} \end{aligned}$     | -     | 2.0  | mA    |
| 5              | Quiescent Standby<br>Current (Negative)           | I <sub>SS2</sub> | 3005            | 4(a) | $V_{IN}$ (enable) = 0.8V<br>$V_{IN}$ (address) = 0.8V<br>$V_{IN}$ (all channels) = 0V<br>$V_{DD}$ = 15V, $V_{SS}$ = -15V<br>$V_{REF}$ = Open<br>(Pin 27)   | -1.0  | -    | mA    |
| 6<br>to<br>10  | Input Current, Low<br>Level Address or<br>Enable  | I <sub>IL</sub>  | 3009            | 4(b) | $V_{IN}$ (under test) = 0.8V<br>$V_{IN}$ (other inputs) = 15V<br>$V_{DD}$ = 15V, $V_{SS}$ = -15V<br>$V_{REF}$ = Open<br>(Pins 14-15-16-17-18)  | -     | 1.0  | μА    |
| 11<br>to<br>15 | Input Current, High<br>Level Address or<br>Enable | I <sub>IH</sub>  | 3010            | 4(c) | $V_{IN}$ (under test) = 4.0V<br>$V_{IN}$ (other inputs) = 0V<br>$V_{DD}$ = 15V, $V_{SS}$ = - 15V<br>$V_{REF}$ = Open<br>(Pins 14-15-16-17-18)  | -     | 1.0  | μА    |



PAGE 24

ISSUE 2

#### TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) AND -55(+5-0) °C (CONT'D)

| N-             | Characteristics   | Cumbal            | MIL-STD-<br>883 | Test | Test Conditions   | Lin | nits | 11-4 |
|----------------|---|-------------------|-----------------|------|---|-----|------|------|
| No.            | Characteristics   | Symbol            | Test<br>Method  | Fig. | (Pins Under Test)   | Min | Max  | Unit |
| 16<br>to<br>31 | Channel "Off" Input<br>Leakage Current<br>(any Channel)   | l <sub>OFF1</sub> | -               | 4(d) | $V_{IN}$ (enable) = 0.8V<br>Address Inputs:<br>$V_{IL}$ = 0.8V, $V_{IH}$ = 4.0V<br>Channel Input Conditions:<br>$V_{IN}$ (under test) = 10V<br>$V_{IN}$ (other inputs) = -10V<br>$V_{DD}$ = 15V, $V_{SS}$ = -15V<br>$V_{REF}$ = Open<br>(Pins 4-28, 5-28, 6-28, 7-28, 8-28, 9-28, 10-28, 11-28, 19-28, 20-28, 21-28, 22-28, 23-28, 24-28, 25-28, 26-28) | -   | 50   | nA   |
| 33<br>to<br>47 | Channel "Off" Input<br>Leakage Current<br>(any Channel)   | loff2             | -               | 4(d) | $V_{IN}$ (enable) = 0.8V<br>Address Inputs:<br>$V_{IL}$ = 0.8V, $V_{IH}$ = 4.0V<br>Channel Input Conditions:<br>$V_{IN}$ (under test) = -10V<br>$V_{IN}$ (other inputs) = 10V<br>$V_{DD}$ = 15V, $V_{SS}$ = -15V<br>$V_{REF}$ = Open<br>(Pins 4-28, 5-28, 6-28, 7-28, 8-28, 9-28, 10-28, 11-28, 19-28, 20-28, 21-28, 22-28, 23-28, 24-28, 25-28, 26-28) | -   | 50   | nA   |
| 48             | Channel "Off" Output<br>Leakage Current<br>(all Channels) | loff3             | -               | 4(e) | $V_{IN}$ (address and enable) = 0.8V<br>Channel Input Conditions: $V_{IN}$ (under test) = $-10V$<br>$V_{IN}$ (all inputs) = $10V$<br>$V_{DD}$ = $15V$ , $V_{SS}$ = $-15V$<br>$V_{REF}$ = Open<br>(Pins 28 to 4 thru 11 and 19 thru 26)  | -   | 250  | nA   |
| 49             | Channel "Off" Output<br>Leakage Current<br>(all Channels) | loff4             | -               | 4(e) | $V_{IN}$ (address and enable) = 0.8V Channel Input Conditions: $V_{IN}$ (under test) = 10V $V_{IN}$ (all inputs) = $-10V$ $V_{DD}$ = 15V, $V_{SS}$ = $-15V$ $V_{REF}$ = Open (Pins 28 to 4 thru 11 and 19 thru 26)  | -   | 250  | μA   |



PAGE 25

ISSUE 2

#### TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) AND -55(+5-0) °C (CONT'D)

|                |   | O wash al         | MIL-STD-<br>883 | Test | Test Conditions  | Lin | nits |      |
|----------------|---|-------------------|-----------------|------|--|-----|------|------|
| No.            | Characteristics   | Symbol            | Test<br>Method  | Fig. | (Pins Under Test)  | Min | Max  | Unit |
| 50<br>to<br>65 | Channel "Off" Output<br>Leakage Current<br>(Overvoltage Applied)<br>(any Channel) | <sup>I</sup> OFF5 | -               | 4(f) | $V_{IN}$ (enable) = 0.8V<br>Address Inputs:<br>$V_{IL}$ = 0.8V, $V_{IH}$ = 4.0V<br>Channel Input Conditions:<br>$V_{IN}$ (under test) = 33V<br>$V_{OUT}$ = 0V<br>$V_{DD}$ = 15V, $V_{SS}$ = $-$ 15V<br>$V_{REF}$ = Open<br>(Pins 4-28, 5-28, 6-28, 7-28, 8-28, 9-28, 10-28, 11-28, 19-28, 20-28, 21-28, 22-28, 23-28, 24-28, 25-28, 26-28)   | -   | 2.0  | ųA   |
| 66<br>to<br>81 | Channel "Off" Output<br>Leakage Current<br>(Overvoltage Applied)<br>(any Channel) | loff6             | -               | 4(f) | $V_{IN}$ (enable) = 0.8V<br>Address Inputs:<br>$V_{IL}$ = 0.8V, $V_{IH}$ = 4.0V<br>Channel Input Conditions:<br>$V_{IN}$ (under test) = -33V<br>$V_{OUT}$ = 0V<br>$V_{DD}$ = 15V, $V_{SS}$ = -15V<br>$V_{REF}$ = Open<br>(Pins 4-28, 5-28, 6-28, 7-28, 8-28, 9-28, 10-28, 11-28, 19-28, 20-28, 21-28, 22-28, 23-28, 24-28, 25-28, 26-28)   | -   | 2.0  | μΑ   |
| 82<br>to<br>97 | Channel "On"<br>Leakage Current   | I <sub>ON1</sub>  | -               | 4(g) | $V_{IN} \ (enable) = 4.0V$ Address Inputs: $V_{IL} = 0.8V, \ V_{IH} = 4.0V$ Channel Input Conditions: $V_{IN} \ (input/output \ under \ test) = 10V$ $V_{IN} \ (other \ inputs) = -10V$ $V_{DD} = 15V, \ V_{SS} = -15V$ $V_{REF} = Open$ $(Pins \ 4 \ \& \ 28, \ 5 \ \& \ 28, \ 6 \ \& \ 28, \ 7 \ \& \ 28, \ 8 \ \& \ 28, \ 9 \ \& \ 28, \ 10 \ \& \ 28, \ 11 \ \& \ 28, \ 19 \ \& \ 28, \ 20 \ \& \ 28, \ 21 \ \& \ 28, \ 22 \ \& \ 28, \ 23 \ \& \ 28, \ 24 \ \& \ 28, \ 25 \ \& \ 28, \ 26 \ \& \ 28)$ | -   | 250  | nA   |



PAGE 26

ISSUE 2

#### TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) AND -55(+5-0) °C (CONT'D)

| Na               | Characteristics                 | Cumbal           | MIL-STD-<br>883 | Test | Test Conditions   | Lim | nits | linit |
|------------------|---------------------------------|------------------|-----------------|------|---|-----|------|-------|
| No.              | Characteristics                 | Symbol           | Test<br>Method  | Fig. | (Pins Under Test)   | Min | Max  | Unit  |
| 98<br>to<br>113  | Channel "On"<br>Leakage Current | I <sub>ON2</sub> | -               | 4(g) | $V_{IN}$ (enable) = 4.0V<br>Address Inputs:<br>$V_{IL}$ = 0.8V, $V_{IH}$ = 4.0V<br>Channel Input Conditions:<br>$V_{IN}$ (input/output under test) = $-10V$<br>$V_{IN}$ (other inputs) = $10V$<br>$V_{DD}$ = $15V$ , $V_{SS}$ = $-15V$<br>$V_{REF}$ = Open<br>(Pins 4 & 28, 5 & 28, 6 & 28, 7 & 28, 8 & 28, 9 & 28, 10 & 28, 11 & 28, 19 & 28, 20 & 28, 21 & 28, 22 & 28, 23 & 28, 24 & 28, 25 & 28, 26 & 28) | -   | 250  | nA    |
| 114<br>to<br>145 | Channel "On"<br>Resistance      | R <sub>ON1</sub> | -               | 4(h) | $V_{IN}$ (enable) = 4.0V<br>Address Inputs:<br>$V_{IL}$ = 0.8V, $V_{IH}$ = 4.0V<br>Channel Input Conditions:<br>$V_{IN}$ (under test) = 10V<br>$I_{IN}$ = 100 $\mu$ A<br>$V_{DD}$ = 15V, $V_{SS}$ = $-$ 15V<br>$V_{REF}$ = Open<br>(Pins 28 to 4-5-6-7-8-9-10-11-19-20-21-22-23-24-25-26; 4-5-6-7-8-9-10-11-19-20-21-22-23-24-25-26 to 28)  | -   | 1.5  | kΩ    |




PAGE 27

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

#### FIGURE 4(a) - QUIESCENT CURRENT


#### FIGURE 4(b) - INPUT CURRENT LOW LEVEL



#### **NOTES**

1. Each input to be tested separately.

#### FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



#### **NOTES**

1. Each input to be tested separately.




PAGE 28

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(d) - CHANNEL "OFF" INPUT LEAKAGE CURRENT




#### **NOTES**

- 1. Select channel under test as per truth table.
- 2. I<sub>OFF</sub> is measured at the following conditions:-

. . .

- (i)  $V_{IN} = 10V$ , remaining channel inputs and outputs:  $V_{IN} = -10V$ .
- (ii)  $V_{IN} = -10V$ , remaining channel inputs and outputs:  $V_{IN} = 10V$ .

#### FIGURE 4(e) - CHANNEL "OFF" OUTPUT LEAKAGE CURRENT



#### **NOTES**

- 1. I<sub>OFF</sub> is measured at the following conditions:-
  - (i) Output  $V_{IN} = -10V$ , all channel inputs:  $V_{IN} = 10V$ .
  - (ii) Output  $V_{IN} = 10V$ , all channel inputs:  $V_{IN} = -10V$ .




PAGE 29

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


#### FIGURE 4(f) - CHANNEL "OFF" OUTPUT LEAKAGE CURRENT (OVERVOLTAGE APPLIED)



#### NOTES

- 1. Select channel under test as per truth table.
- 2.  $I_{OFF}$  is measured with  $V_{IN}$  = 33V and then with  $V_{IN}$  = -33V.

#### FIGURE 4(g) - CHANNEL "ON" LEAKAGE CURRENT



#### **NOTES**

- 1. Select channel under test as per truth table.
- 2.  $I_{ON}$  is measured with selected channel input and output at  $V_{IN}$  = 10V.




PAGE 30

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(h) - CHANNEL "ON" RESISTANCE



#### **NOTES**

- 1. Each input is tested separately.
- 2. Test per Truth Table

. 2





PAGE 31

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(i) - PROPAGATION DELAY ADDRESS INPUTS TO SIGNAL OUT CHANNEL TURNING ON





#### **NOTES**

- 1.  $V_{IN}$  (channel 1) = +10V,  $V_{IN}$  (channel 16) = -10V.
- 2. Input waveforms are supplied by a pulse generator having a PPR of 1.0MHz and  $Z_{out} = 50\Omega$ .





PAGE 32

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(j) - PROPAGATION DELAY ENABLE TO SIGNAL OUT, CHANNEL "OFF" OR "ON"





#### **NOTES**

1. Input waveforms are supplied by a pulse generator having  $V_P = 0.8$  to 4.0V, f = 1.0MHz and  $Z_{out} = 50\Omega$ .





PAGE 33

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(k) - BREAK-BEFORE-MAKE DELAY





#### **NOTES**

- 1.  $V_{IN} = 5.0V$ .
- 2. Input waveforms are supplied by a pulse generator having a PPR of 1.0MHz and  $Z_{out}$  = 50 $\Omega$ .




PAGE 34


ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(I) - CHANNEL "OFF" INPUT CAPACITANCE AND CHANNEL "OFF" OUTPUT CAPACITANCE



#### FIGURE 4(m) - INPUT CAPACITANCE ADDRESS OR ENABLE





PAGE 35

ISSUE 2

#### **TABLE 4 - PARAMETER DRIFT VALUES**

| No.              | CHARACTERISTICS                         | SYMBOL            | SPEC. AND/OR<br>TEST METHOD | TEST<br>CONDITIONS | CHANGE<br>LIMITS<br>(Δ) | UNIT |
|------------------|---|-------------------|-----------------------------|--------------------|-------------------------|------|
| 2                | Quiescent Current<br>(Positive)         | l <sub>DD1</sub>  | As per Table 2              | As per Table 2     | 200                     | μА   |
| 3                | Quiescent Current (Negative)            | l <sub>SS1</sub>  | As per Table 2              | As per Table 2     | 200                     | μА   |
| 16<br>to<br>31   | Channel "Off" Input<br>Leakage Current  | l <sub>OFF1</sub> | As per Table 2              | As per Table 2     | ±10                     | nA   |
| 48               | Channel "Off" Output<br>Leakage Current | l <sub>OFF3</sub> | As per Table 2              | As per Table 2     | ±10                     | nA   |
| 114<br>to<br>145 | Channel "On" Resistance                 | R <sub>ON</sub>   | As per Table 2              | As per Table 2     | ±20                     | %    |



PAGE 36

ISSUE 2

#### TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

| No. | CHARACTERISTICS   | SYMBOL           | CONDITION         | UNIT  |
|-----|---|------------------|-------------------|-------|
| 1   | Ambient Temperature   | T <sub>amb</sub> | + 125( + 0 - 5)   | °C    |
| 2   | Channel Inputs - (Pins 4-5-6-7-8-9-10-<br>11-19-20-21-22-23-24-<br>25-26) | V <sub>IN</sub>  | V <sub>SS</sub>   | V     |
| 3   | Channel Out - (Pin 28)  | V <sub>IN</sub>  | Open              | V     |
| 4   | Address Inputs - (Pins 14-15-16-17)                                       | V <sub>IN</sub>  | V <sub>SS</sub>   | V     |
| 5   | Reference Voltage - (Pin 13)  | $V_{REF}$        | $V_{DD}$          | V     |
| 6   | Enable Voltage - (Pin 18)   | V <sub>EN</sub>  | $V_{\mathrm{DD}}$ | V     |
| 7   | Positive Supply - (Pin 1)<br>Voltage                                      | V <sub>DD</sub>  | 15                | V     |
| 8   | Negative Supply - (Pin 27)<br>Voltage                                     | V <sub>SS</sub>  | -15               | V     |
| 9   | Ground - (Pin 12)   | -                | Ground            | V     |
| 10  | Duration  | t                | 72                | Hours |

#### **NOTES**

1. Except for  $V_{DD}$  and  $V_{SS}$ , each terminal connection may, at the Manufacturer's option, be made through a resistor whose value is  $47k\Omega$  maximum.

#### TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

| No. | CHARACTERISTICS   | SYMBOL           | CONDITION         | UNIT  |
|-----|---|------------------|-------------------|-------|
| 1   | Ambient Temperature   | T <sub>amb</sub> | + 125( + 0 - 5)   | °C    |
| 2   | Channel Inputs - (Pins 4-5-6-7-8-9-10-<br>11-19-20-21-22-23-24-<br>25-26) | V <sub>IN</sub>  | $V_{ m DD}$       | V     |
| 3   | Channel Input - (Pin 4)   | $V_{IN}$         | Open              | V     |
| 4   | Channel Out - (Pin 28)  | $V_{\text{IN}}$  | $V_{\mathrm{DD}}$ | V     |
| 5   | Address Inputs - (Pins 14-15-16-17)                                       | $V_{IN}$         | V <sub>DD</sub>   | V     |
| 6   | Reference Voltage - (Pin 13)  | $V_{REF}$        | $V_{\mathrm{DD}}$ | V     |
| 7   | Enable Voltage - (Pin 18)   | $V_{EN}$         | $V_{\mathrm{DD}}$ | ٧     |
| 8   | Positive Supply - (Pin 1)<br>Voltage                                      | $V_{DD}$         | 15                | V     |
| 9   | Negative Supply - (Pin 27)<br>Voltage                                     | V <sub>SS</sub>  | <del>-</del> 15   | V     |
| 10  | Ground - (Pin 12)   | -                | Ground            | V     |
| 11  | Duration  | t                | 72                | Hours |

#### NOTES

1. Except for V<sub>DD</sub> and V<sub>SS</sub>, each terminal connection may, at the Manufacturer's option, be made through a resistor whose value is 47kΩ maximum.



PAGE 37

ISSUE 2

#### TABLE 5(c) - CONDITIONS FOR BURN-IN, DYNAMIC AND OPERATING LIFE TESTS


| No. | CHARACTERISTICS                       | SYMBOL           | CONDITION                                      | UNIT |
|-----|---------------------------------------|------------------|--|------|
| 1   | Ambient Temperature                   | T <sub>amb</sub> | + 125( + 0 - 5)                                | °C   |
| 2   | Positive Supply - (Pin 1)<br>Voltage  | V <sub>DD</sub>  | 15   | V    |
| 3   | Negative Supply - (Pin 27)<br>Voltage | V <sub>SS</sub>  | <del>-</del> 15                                | V    |
| 4   | Enable Voltage - (Pin 18)             | V <sub>EN</sub>  | 5.0  | V    |
| 5   | Reference Voltage - (Pin 13)          | $V_{REF}$        | 5.0  | V    |
| 6   | Pulse Voltage                         | V <sub>GEN</sub> | 0 to 5   | V    |
| 7   | Frequency                             | f                | $A_0 = 100$ $A_1 = 50$ $A_2 = 25$ $A_3 = 12.5$ | kHz  |




PAGE 38

ISSUE 2

#### FIGURE 5(a) - ELECTRICAL CIRCUIT FOR HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



#### FIGURE 5(b) - ELECTRICAL CIRCUIT FOR HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS






PAGE 39

ISSUE 2

#### FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN, DYNAMIC AND OPERATING LIFE TESTS





PAGE 40

ISSUE 2

### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 2. Unless otherwise stated, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Tests (Part of Endurance Testing)

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests is shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be  $T_{amb} = +150(+0-5)$  °C.



PAGE 41

ISSUE 2

## TABLE 6 - ELECTRICAL MEASUREMENTS AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

| No.              | CHARACTERISTICS                         | SYMBOL            | SPEC. AND/OR<br>TEST METHOD | TEST<br>CONDITIONS | CHANGE<br>LIMITS<br>(Δ) | LIMITS |     | UNIT |
|------------------|---|-------------------|-----------------------------|--------------------|-------------------------|--------|-----|------|
|                  |   |                   |                             |                    |                         | MIN    | MAX | ONIT |
| 1                | Functional Test                         | u u               | As per Table 2              | As per Table 2     | -                       | -      | -   | _    |
| 2                | Quiescent Current (Positive)            | l <sub>DD1</sub>  | As per Table 2              | As per Table 2     |                         | 1      | 2.0 | mA   |
| 3                | Quiescent Current (Negative)            | l <sub>SS1</sub>  | As per Table 2              | As per Table 2     | -                       | •      | 2.0 | mA   |
| 16<br>to<br>31   | Channel "Off" Input<br>Leakage Current  | l <sub>OFF1</sub> | As per Table 2              | As per Table 2     | ± 10                    | -      | -   | nA   |
| 48               | Channel "Off" Output<br>Leakage Current | l <sub>OFF3</sub> | As per Table 2              | As per Table 2     | ± 10                    | -      | -   | nA   |
| 114<br>to<br>145 | Channel "On"<br>Resistance              | R <sub>ON</sub>   | As per Table 2              | As per Table 2     | <del>-</del>            | -      | 1.5 | kΩ   |



PAGE 42

ISSUE 2

#### APPENDIX 'A'

Page 1 of 1

#### AGREED DEVIATIONS FOR HARRIS (U.S.)

| ITEMS AFFECTED | DESCRIPTION OF DEVIATIONS   |  |  |  |  |  |
|----------------|---|--|--|--|--|--|
| Para. 4.2.1    | Deviations from Special In-process Controls (Para. 5.1)   |  |  |  |  |  |
|                | a) Para. 5.1.1, "Scanning Electron Microscope Inspection" (SEM)   |  |  |  |  |  |
|                | This shall be performed in accordance with Method 2018 of MIL-STD-883, with the following exceptions:-  |  |  |  |  |  |
|                | <ol> <li>A SEM lot is defined at the metallisation step. One wafer is selected from the<br/>inside row and one from the outside row of the same planet. Sampling condition<br/>B<sub>2</sub> (segment, prior to glassivation) is used regardless of the glassivation<br/>temperature.</li> </ol>  |  |  |  |  |  |
|                | 2. All four directional edges of every type of oxide step shall be examined on each wafer. The Manufacturer shall mount each of the wafer's four sample dice 90° out of phase from each other, so that all four edge directions can be properly inspected on each wafer. Questionable steps which are not at the proper viewing angle are inspected by rotating the sample as needed.   |  |  |  |  |  |
| entr'          | 3. A lot is unacceptable if the directional edge of any contact window, or other type of oxide step, has a reduced cross-sectional area greater than 50%, or if it is reduced in thickness such that, at worst case specified operating conditions, the current density exceeds the limits specified in MIL-M-38510, Para. 3.5.5 (5×10 <sup>5</sup> A/cm <sup>2</sup> for glassivated aluminium products). The current density is determined per Para. 3.5.5(a) of MIL-M-38510. Reduced cross-sectional area due to voids or defects that can be readily observed by Method 2010 of MIL-STD-883, "Visual Inspection of Metallisation", is no cause for SEM lot rejection. |  |  |  |  |  |
|                | 4. A lot is unacceptable if the general metallisation (metallisation at all locations except at oxide steps) shows peeling or lifting as a result of poor adhesion. General metallisation is unacceptable if voiding or undercutting of the metal reduces the cross-sectional area by more than 50% or if it is reduced in thickness such that, at worst case specified operating conditions, the current density exceeds the limits specified in MIL-M-38510, Para. 3.5.5. Voids and defects in the general metallisation that can be readily observed by Method 2010 of MIL-STD-883, "Visual Inspection of Metallisation", are no cause for SEM lot rejection.          |  |  |  |  |  |