

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR, DUAL, 2-WIDE, 2-INPUT, AND-OR INVERT GATES, BASED ON TYPE 54S51 ESCC Detail Specification No. 9201/078

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 27

INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR, DUAL, 2-WIDE, 2-INPUT, AND-OR INVERT GATES,

BASED ON TYPE 54S51

ESA/SCC Detail Specification No. 9201/078



space components coordination group

Issue/Rev. Date		Approved by	
	SCCG Chairman	ESA Director General or his Deputy	
Issue 2	April 1994	Pommers	7. lest



PAGE 2

ISSUE 2

DOCUMENTATION CHANGE NOTICE

Dov	Davi		CHANCE	A
Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
			es Issue 1 and incorporates all modifications defined in	
			1 and the following DCR's:-	
		Cover page		None
		DCN		None
		Table 1(a)	: Lead Material and/or Finish amended for existing Variants	22881
			: Variants 11 and 12 added	22881
		Table 1(b)	: No. 6, existing temperature specified for DIL/FP , new temperature and Note reference added for	23573 23573
			CCP	
			: Note 3 amended	23573
			: New Note 4 added	23573
		Figures 2(a), (b)	: Drawing and Table amended	221151
		Figure 2(c)	: New figure added	22881
		Notes to Figures	: Title of the notes amended	22881
			: Note 1, last sentence added: Notes 5 and 6, Imperial dimensions deleted	22881 22881
			: Note 8, 'or terminals' added	22881
			: Note 9, rewritten	22881
			: Notes 11 and 12 added	22881
		Figure 3(a)	: For DIL and Flat Pack, Pin 11 and 12 designations corrected to "NU"	23650
			: Figure for chip carrier package added	22881
			: Subtitles added above both drawings	22881
			: Comparison table added	22881
			: Note 1 added	22881
			: Existing Note renumbered as "2"	23650
		Figure 3(b)	: Note added	23644
		Para. 4.2.2	: PIND deviation deleted, "None" added	21048
		Para. 4.2.4	: Deviation deleted, "None" added	22919
		Para. 4.2.5	: Deviation deleted, "None" added	22919
		Para. 4.3.2	: Paragraph rewritten	23460
		Para. 4.4.2	: Maximum weight limits amended	221047
		Para. 4.4.2 Para. 4.5.2	: Paragraph rewritten: Paragraph rewritten	22881 22881
		Para. 4.5.3	: Paragraph rewritten	23644
		Para. 4.6.3	: "and functional test sequence" deleted	23644
		Para. 4.7.1	: "T _{amb} " added before " + 22 ± 3°C"	23644
			: In title and paragraph, "burn-in" amended to read "power burn-in"	23644
		Tables 2 and 3	: Nos. 38 to 45, in Conditions, "I _{OH} " corrected	23650
		Table 2	: Note 1 corrected	23650
		Figure 4(h)	: In Note 1, tp corrected to "0.5"	23573
		Para. 4.8	: Title amended	23644
		Para. 4.8.5	: Text completed	23650
		<u> </u>		



PAGE 3

ISSUE 2

TABLE OF CONTENTS

1.	GENERAL	<u>Page</u> 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
2.	APPLICABLE DOCUMENTS	14
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	14
4.	REQUIREMENTS	14
4.1	General	14
4.2	Deviations from Generic Specification	14
4.2.1	Deviations from Special In-process Controls	14
4.2.2	Deviations from Final Production Tests	14
4.2.3	Deviations from Burn-in Tests	14
4.2.4	Deviations from Qualification Tests	14
4.2.5	Deviations from Lot Acceptance Tests	14
4.3	Mechanical Requirements	15
4.3.1	Dimension Check	15
4.3.2	Weight	15
4.4	Materials and Finishes	15
4.4.1	Case	15
4.4.2	Lead Material and Finish	15
4.5	Marking	15
4.5.1	General	15
4.5.2	Lead Identification	15
4.5.3	The SCC Component Number	16
4.5.4	Traceability Information	16
4.6	Electrical Measurements	16
4.6.1	Electrical Measurements at Room Temperature	16 16
4.6.2 4.6.3	Electrical Measurements at High and Low Temperatures Circuits for Electrical Measurements	16
4.0.3	Burn-in Tests	16
4.7.1	Parameter Drift Values	16
4.7.1	Conditions for Power Burn-in	16
4.7.2	Electrical Circuits for Power Burn-in	16
4.7.3	Environmental and Endurance Tests	25
4.8.1	Electrical Measurements on Completion of Environmental Tests	25 25
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	25
4.8.3	Electrical Measurements on Completion of Endurance Tests	25
4.8.4	Conditions for Operating Life Tests	25
4.8.5	Electrical Circuits for Operating Life Tests	25
4.8.6	Conditions for High Temperature Storage Test	25



PAGE 4

TABLES		<u>Page</u>
IADLL	2	
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, D.C. Parameters	17
	Electrical Measurements at Room Temperature, A.C. Parameters	18
3	Electrical Measurements at High and Low Temperatures	19
4	Parameter Drift Values	23
5	Conditions for Power Burn-in and Operating Life Test	23
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate	26
	Points and on Completion of Endurance Tests	
FIGUR	<u>ss</u>	
1	Not applicable	N/A
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	12
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	13
4	Circuits for Electrical Measurements	20
5	Electrical Circuit for Power Burn-in and Operating Life Test	24
APPEN	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for Texas Instruments (F)	27



PAGE

5

ISSUE 2

1. **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, bipolar, Schottky Dual, 2-Wide, 2-Input, AND-OR Invert Gate, based on Type 54S51. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).



PAGE 6

ISSUE 2

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	D7
02	FLAT	2(a)	G4
05	DIL	2(b)	D7
06	DIL	2(b)	G4
11	CCP	2(c)	7
12	CCP	2(c)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{CC}	– 0.5 to 7.0	٧	_
2	Input Voltage	V _{IN}	– 0.5 to 5.5	V	Note 1
3	Device Dissipation	P_{D}	121	mWdc	Note 2
4	Operating Temperature Range	Тор	- 55 to + 125	°C	-
5	Storage Temperature Range	T _{stg}	- 65 to + 150	°C	-
6	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 3 Note 4

NOTES

- 1. Input current limited to 18mA.
- 2. Must withstand added P_D due to short circuit conditions (i.e. I_{OS}) at one output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE 7

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE



CVAADOL	MILLIM	NOTES	
SYMBOL.	MIN	MAX	NOTES
А	1.27	2.03	
b	0.38	0.56	8
С	0.08	0.23	8
D	8.56	8.89	4
E	5.97	6.73	
E1	7.00 TY	/PICAL	4
е	1.27 T\	PICAL	5, 9
L	6.86	8.00	8
L1 -	21.34	21.84	
Q	0.51	1.02	2
S	0.25	0.64	7

NOTES: See Page 10.




PAGE

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIM	NOTES	
STIVIBOL	MIN	MAX	NOTES .
Α	-	5.08	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	19.18	19.94	4
E	6.22	7.62	4
E1	7.37	8.13	
е	2.54 TY	2.54 TYPICAL	
F	1.27 TY	1.27 TYPICAL	
Н	0.76	-	8
L	3.30	5.08	8
Q	0.51	-	3
S	1.78	2.54	7
α	0°	15°	10

NOTES: See Page 10.




PAGE

ISSUE 2

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



SYMBOL	MILLIM	NOTES	
STIVIBUL.	MIN.	MAX.	NOTES
Α	8.687	9.093	-
В	7.798	9.093	-
С	0.250	0.510	11
D	0.889	1.143	12
E	1.140	1.400	8
F	0.559	0.712	8
G	1.27 TYPICAL		5, 9
Н	1.630	2.540	-

NOTES: See Page 10.



PAGE 10

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(c)

- 1. Index area: a notch or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(c).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 12 spaces for flat and dual-in-line packages.
 16 spaces for chip carrier packages.
- 10. Lead centre when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




PAGE 11


ISSUE 2

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE AND FLAT PACKAGE



CHIP CARRIER PACKAGE



(TOP VIEW)

FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND **DUAL-IN-LINE PIN OUTS** 10 12 14 13 CHIP CARRIER PIN OUTS 2 3 4 6 8 9 10 12 16 18 19 20 14

NOTES

- 1. All references throughout this specification relate to FLAT/DIL packages only.
- 2. Make no external connection.



PAGE 12

ISSUE 2

FIGURE 3(b) - TRUTH TABLE (EACH GATE)

INPUTS			OUTPUT	
Α	В	С	D	Υ
L	L	L	L	Н
L	L `	L	Н	Н
L	L	Н	L	Н
L	L	Н	Н	L
L	Н	L	L	Н
L	Н	L	Н	Н
L	Н	Н	L	Н
L	Н	Н	Н	L
Н	L	L	L	Н
Н	L	L	Н	Н
Н	L	Н	L	Н
Н	L	Н	Н	L
Н	Н	L	L	L
Н	н	L	Н	L
Н	н	Н	L	L
Н	Н	Н	Н	L

NOTES


- 1. Logic Level Definitions: L = Low Level, H = High Level.
- 2. Positive Logic: $Y = \overline{AB + CD}$.



PAGE 13

ISSUE 2


FIGURE 3(c) - CIRCUIT SCHEMATIC



NOTES

1. All resistive values are nominal.

FIGURE 3(d) - FUNCTIONAL DIAGRAM



Repeated 2 times



PAGE 14

ISSUE 2

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

V_{IC} = Input Clamp Voltage.

V_{CC} = Supply Voltage.

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

- (a) Para. 7.1.1(a), "High Temperature Reverse Bias" test and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.



PAGE 15

ISSUE 2

4.3 <u>MECHANICAL REQUIREMENTS</u>

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.7 grammes for the flat package, 2.2 grammes for the dual-in-line package and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type '4' or Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be either Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 16

ISSUE 2

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920107801</u> B	ļ
Detail Specification Number _		
Type Variant (see Table 1(a)) -		
Testing Level (B or C, as applic	cable)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125 and -55 °C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 <u>Parameter Drift Values</u>

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at T_{amb} = +22±3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 <u>Conditions for Power Burn-in</u>

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

4.7.3 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.

PAGE 17

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

	OLIA DA OTEDIOTIO	0)/14001	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	- UNIT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1		-	-
2 to 9	Input Current High Level 1	I _{IH1}	3010	4(a)	(a) $V_{CC} = 5.5V$, $V_{IN} = 2.7V$ (Pins 1-2-3-4-5-9-10-13)		50	μА
10 to 17	Input Current High Level 2 (Max. Input Voltage)	I _{IH2}	3010	4(a)	$V_{CC} = 5.5V, V_{IN} = 5.5V$ (Pins 1-2-3-4-5-9-10-13)		1.0	mA
18 to 25	Input Clamp Voltage	V _{IC}	3008	4(b)	V _{CC} = 4.5V, I _{IN} = -18mA Note 2 (Pins 1-2-3-4-5-9-10-13)	-	- 1.2	٧
26 to 33	Input Current Low Level	I _{IL}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.5V (Pins 1-2-3-4-5-9-10-13)	1	- 2.0	mA
34 to 37	Output Voltage Low Level	V _{OL}	3007	4(d)	V _{CC} = 4.5V, V _{IN} = 2.0V I _{OL} = 20mA (Pins 6-8)	-	0.5	V
38 to 45	Output Voltage High Level	V _{OH}	3006	4(e)	V _{CC} = 4.5V, V _{IN} = 0.8V I _{OH} = -1.0mA (Pins 6-8)	2.5	-	V
46 to 47	Short Circuit Output Current	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 6-8)	- 40	- 100	mA
48	Supply Current Outputs High	Іссн	3005	4(g)	V _{CC} = 5.5V All Inputs at Ground (Pin 14)	-	17.8	mA
49	Supply Current Outputs Low	IccL	3005	4(g)	V _{CC} = 5.5V, V _{IL} = 0V V _{IH} = 4.5V (Pin 14)	-	22	mA

NOTES: See Page 18.



PAGE 18

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

No.	CHADACTEDISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	TEST CONDITIONS (PINS UNDER TEST)	UNIT	
INO.	No. CHARACTERISTICS		MIL-STD 883	FIG.	(NOTE 4)	MIN		MAX
50 to 57	Propagation Delay, Low to High Level, A or B or C or D to Y	^t РLН	3003	4(h)	$V_{CC} = 5.0V$ $R_{L} = 280\Omega$ $C_{L} = 15pF$ $\frac{Pins}{1 \text{ to } 8}$ $9 \text{ to } 8$ $10 \text{ to } 8$ $13 \text{ to } 8$ $2 \text{ to } 6$ $3 \text{ to } 6$ $4 \text{ to } 6$ $5 \text{ to } 6$		5.5	ns
58 to 65	Propagation Delay, High to Low Level, A or B or C or D to Y	tрнL	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 280\Omega$ $C_L = 15pF$ $\frac{Pins}{1 \text{ to } 8}$ $9 \text{ to } 8$ $10 \text{ to } 8$ $13 \text{ to } 8$ $2 \text{ to } 6$ $3 \text{ to } 6$ $4 \text{ to } 6$ $5 \text{ to } 6$	-	5.5	ns

NOTES

- 1. Go-no-go test with $V_{IL} = 0.3V$, $V_{IH} = 3.0V$, $V_{CC} = 5.0V$; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than 1 output should be shorted at a time, and only for 1 second maximum.
- 4. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.



PAGE 19

ISSUE 2

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND -55(+5-0) °C

No.	CHARACTERISTICS	SYMBOL	TEST METHOD TEST TEST CONDITIONS	LIM	ITS	UNIT		
		0,111,012	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	
1	Functional Test	-	-	3 (b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 9	Input Current High Level 1	l _{IH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-2-3-4-5-9-10-13)	-	50	μΑ
10 to 17	Input Current High Level 2 (Max. Input Voltage)	I _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 5.5V (Pins 1-2-3-4-5-9-10-13)	-	1.0	mA
18 to 25	Input Clamp Voltage	V _{IC}	3008	4(b)	V _{CC} = 4.5V, I _{IN} = - 18mA Note 2 (Pins 1-2-3-4-5-9-10-13)	-	- 1.2	V
26 to 33	Input Current Low Level	I _{IL}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.5V (Pins 1-2-3-4-5-9-10-13)	-	- 2.0	mA
34 to 37	Output Voltage Low Level	V _{OL}	3007	4(d)	V _{CC} = 4.5V, V _{IN} = 2.0V I _{OL} = 20mA (Pins 6-8)	-	0.5	V
38 to 45	Output Voltage High Level	V _{OH}	3006	4(e)	V _{CC} = 4.5V, V _{IN} = 0.8V I _{OH} = -1.0mA (Pins 6-8)	2.5	-	V
46 to 47	Short Circuit Output Current	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 6-8)	- 40	- 100	mA
48	Supply Current Outputs High	Іссн	3005	4(g)	V _{CC} = 5.5V All Inputs at Ground (Pin 14)	-	17.8	mA
49	Supply Current Outputs Low	ICCL	3005	4(g)	$V_{CC} = 5.5V, V_{IL} = 0V$ $V_{IH} = 4.5V$ (Pin 14)	-	22	mA

NOTES: See Page 18.




PAGE 20

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

FIGURE 4(b) - INPUT CLAMP VOLTAGE



NOTES


1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.


FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE



NOTES

1. Each input to be tested separately.



NOTES

 All inputs of AND gates under test at V_{IH} min, remaining inputs at Ground.




PAGE 21

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT




NOTES

1. Test per Truth Table.

NOTES

1. Each output to be tested separately.

FIGURE 4(g) - SUPPLY CURRENT



NOTES

1. For I_{CCH} all inputs at Ground.

For I_{CCL} all inputs at 5.5V.




PAGE 22


ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - DYNAMIC TEST AND SWITCHING WAVEFORMS



VOLTAGE WAVEFORMS



NOTES

- 1. The generator has the following characteristics: $V_{GEN} = 3.0 \pm 0.2 \text{V}$, $t_r \le 2.5 \text{ns}$, $t_p = 0.5 \mu \text{s}$, PRR = 1.0MHz, $Z_{OUT} = 50 \Omega$.
- 2. All diodes are 1N916 or 1N3064.
- 3. $C_L = 15pF \pm 15\%$, including scope probe, wiring and stray capacitance without package in test fixture.
- 4. Each gate tested separately.
- 5. $R_L = 280\Omega \pm 5\%$.



PAGE 23

ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2 to 9	Input Current High Level 1	l _{iH1}	As per Table 2	As per Table 2	±20 or (1) ±10	% μA
26 to 33	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	±200	μΑ
34 to 37	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	mV
38 to 45	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240	mV

NOTES

1. Whichever is greater, referred to the initial value.

TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 – 5)	°C
2	Power Supply Voltage	V _{CC}	5(+ 0.5 – 0)	V
3	Pulse Voltage	V_{GEN}	0.5 max. to 3.0 min.	V
4	Frequency	f	100 (Note 1)	Hz
5	Fan-out	-	10	-
6	Rise Time	t _r	50 max.	μs
7	Fall Time	t _f	50 max.	μs
8	Duty Cycle	-	20 min.	%


NOTES

1. Tolerance ± 10%.

PAGE 24

ISSUE 2

FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



 $\frac{\text{NOTES}}{1. \quad \text{R} = 270\Omega}.$



PAGE 25

ISSUE 2

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5 of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be $T_{amb} = +150(+0-5)$ °C.



PAGE 26

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHAN	UNIT		
NO.	CHARACTERISTICS	STIVIBOL	TEST METHOD	CONDITIONS	(Δ)	ABSOLUTE	J. VI.	
2 to 9	Input Current High Level 1	l _{IH1}	As per Table 2	As per Table 2	± 10	-	μА	
10 to 17	Input Current High Level 2 (Max. Input Voltage)	l _{IH2}	As per Table 2	As per Table 2	-	1.0	mA	
26 to 33	Input Current Low Level	Iμ	As per Table 2	As per Table 2	± 200	-	μΑ	
34 to 37	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	-	mV	
38 to 45	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240	-	mV	
48	Supply Current Outputs High	Іссн	As per Table 2	As per Table 2	±20	-	%	
49	Supply Current Outputs Low	ICCL	As per Table 2	As per Table 2	± 20	-	%	



PAGE 27

ISSUE 2

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS				
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.				
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TIF 50.42-3002.				
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TIF 50.42-3002.				