

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP-FLOP WITH PRESET AND CLEAR, BASED ON TYPE 54S112 ESCC Detail Specification No. 9203/028

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 29

INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP-FLOP WITH PRESET AND CLEAR, BASED ON TYPE 54S112 ESA/SCC Detail Specification No. 9203/028



space components coordination group

		Approved by		
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 3	April 1994	Tomomens	1. let	
			·	



PAGE 2

ISSUE 3

DOCUMENTATION CHANGE NOTICE

	DOCUMENTATION CHANGE NOTICE					
Rev.	Rev.	. (* "	CHANGE	Approved		
		Reference	ltem	DCR No.		
Rev. Letter	Rev. Date	Reference This Issue supersed Revisions 'A' and 'B' Cover page DCN Table 1(a) Table 1(b) Figures 2(a), (b) Figure 2(c) Figure 2(d) Notes to Figures Figure 3(a) Para. 4.2.2 Para. 4.2.4 Para. 4.2.5 Para. 4.3.2 Para. 4.5.2 Para. 4.5.3 Para. 4.6.3 Para. 4.7.1 Paras. 4.7.2 & 4.7.3 Tables 2 and 3	CHANGE Item es Issue 2 and incorporates all modifications defined in to Issue 2 and the following DCR's:- : Lead Material and/or Finish amended for existing Variants : Variants 11 and 12 added : No. 2, in Remarks, Note No. amended to "1" : No. 3, in Remarks, Note No. amended to "2" : No. 6, existing temperature specified for DIL/FP, new temperature and Note reference added for CCP : Note 1 renumbered as "2" : Note 2 renumbered as "3" and text amended : Note 3 renumbered as "1" : New Note 4 added : Drawing and Table amended ! Imperial dimensions deleted : Reference to Note 6 amended to "Note 10" : New figure added : Title of the notes amended : Note 1, last sentence added : Note 8, 'or terminals' added : Note 9, rewritten : Notes 11 and 12 added : Figure for chip carrier package added : Subtitles added above both drawings : Comparison table added : Note 1 added : PIND deviation deleted, "None" added : Deviation deleted, "None" added : Deviation deleted, "None" added : Paragraph rewritten : Maximum weight limits amended : Paragraph rewritten : Paragraph rewritten : Paragraph standardised : "Tamb" added before " + 22 ± 3 ° C" In title and paragraph, "burn-in" amended to read "power burn-in" : Nos. 22 to 31, Test Method corrected	None None 22881 22881 23573 23573 23573 23573 23573 23573 23573 221151 22881 23644 23644		
		Figure 4(h) Para. 4.8 Para. 4.8.2	: In Note 1, t _p corrected to "0.5" : Title amended : Second sentence added	23573 23644 23650		
		Para. 4.8.2 Para. 4.8.5	: Second sentence added : Text completed	23650 23650		
		Table 6	: Nos. 12 to 21, Characteristics corrected	23650		
1	1					



PAGE 3

ISSUE 3

TABLE OF CONTENTS

1.	GENERAL	<u>Page</u> 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
2.	APPLICABLE DOCUMENTS	15
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	15
4.	REQUIREMENTS	15
4.1	General	15
4.2	Deviations from Generic Specification	15
4.2.1	Deviations from Special In-process Controls	15
4.2.2	Deviations from Final Production Tests	15
4.2.3	Deviations from Burn-in Tests	15
4.2.4	Deviations from Qualification Tests	15
4.2.5	Deviations from Lot Acceptance Tests	15
4.3	Mechanical Requirements	16
4.3.1	Dimension Check	16
4.3.2	Weight	16
4.4	Materials and Finishes	16
4.4.1	Case	16
4.4.2	Lead Material and Finish	16
4.5	Marking	16
4.5.1	General	16
4.5.2	Lead Identification	16
4.5.3	The SCC Component Number	17
4.5.4	Traceability Information	17
4.6	Electrical Measurements	17
4.6.1	Electrical Measurements at Room Temperature	17
4.6.2	Electrical Measurements at High and Low Temperatures	17
4.6.3	Circuits for Electrical Measurements	17
4.7	Burn-in Tests	17
4.7.1	Parameter Drift Values	17
4.7.2	Conditions for Power Burn-in	17
4.7.3	Electrical Circuits for Power Burn-in	17
4.8	Environmental and Endurance Tests	27
4.8.1	Electrical Measurements on Completion of Environmental Tests	27
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	27
4.8.3	Electrical Measurements on Completion of Endurance Tests	27
4.8.4	Conditions for Operating Life Tests	27
4.8.5	Electrical Circuits for Operating Life Tests	27
4.8.6	Conditions for High Temperature Storage Test	27



PAGE 4 ISSUE 3

TABLES	<u>5</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2 ′	Electrical Measurements at Room Temperature, D.C. Parameters	18
	Electrical Measurements at Room Temperature, A.C. Parameters	19
3	Electrical Measurements at High and Low Temperatures	21
4	Parameter Drift Values	25
5	Conditions for Power Burn-in and Operating Life Test	25
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate	28
	Points and on Completion of Endurance Tests	
FIGURE	<u>s</u>	
1	Not applicable	N/A
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Truth Table	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	14
4	Circuits for Electrical Measurements	22
5	Electrical Circuit for Power Burn-in and Operating Life Test	26
APPEN	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for Texas Instruments (F)	29



PAGE

5

ISSUE 3

1. **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, bipolar, Schottky Dual J-K Negative Edge-Triggered Flip-Flop with Preset and Clear, based on Type 54S112. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).



PAGE 6

ISSUE 3

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	D7
02	FLAT	2(a)	G4
05	DIL	2(b)	D7
06	DIL	2(b)	G4
07	DIL	2(c)	D7
08	DIL	2(c)	D3 or D4
11	CCP	2(d)	7
12	CCP	2(d)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{CC}	- 0.5 to 7.0	٧	-
2	Input Voltage	V _{IN}	- 0.5 to 5.5	V	Note 1
3	Device Dissipation	P_{D}	275	mWdc	Note 2
4	Operating Temperature Range	Τ _{ορ}	– 55 to + 125	°C	<u>-</u>
5	Storage Temperature Range	T _{stg}	– 65 to + 150	°C	-
6	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 3 Note 4

NOTES

- 1. Input current limited to 18mA.
- 2. Must withstand added P_D due to short circuit conditions (i.e. I_{OS}) at one output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE 7

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE



SYMBOL	MILLIMETRES		NOTES	
STIVIDOL	MIN	MAX	NOTES	
А	1.27	2.03		
b	0.38	0.56	8	
С	0.08	0.23	8	
D	9.42	10.16	4	
Ε	6.27	7.24		
E1	7.00 TY	PICAL	4	
е	1.27 T	PICAL	5, 9	
L	7.87	8.89	8	
L1	23.88	24.38		
Q	0.51	1.02	2	
S	0.25	0.64	7	




PAGE

ISSUE 3

8

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIMETRES		NOTES	
STIVIBOL	MIN	MAX	NOTES	
Α	-	5.08		
b	0.38	0.66	8	
b1	-	1.78	8	
С	0.20	0.44	8	
D	19.18	19.94	4	
E	6.22	7.62	4	
E1	7.37	8.13		
е	2.54 T	/PICAL	6, 9	
F	1.27 T	YPICAL		
Н	0.76	-		
L	3.30	5.08	8	
Q	0.51	-	3	
S	0.38	1.27	7	
α	0°	15°	10	




PAGE

ISSUE 3

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIMETRES		NOTES	
STIMBOL	MIN.	MAX.	NOTES	
А	-	5.08	-	
b	0.38	0.58	8	
b1	0.76	1.78	8	
С	0.20	0.38	8	
D	19.10	20.00	-	
E	6.22	7.17	-	
E1	7.37	8.13	4	
е	2.54 TY	PICAL	6, 9	
L	3.30	5.08	-	
Q	0.51	2.03	3	
S	1.05	1.84	7	
α	0°	15°	10	




PAGE 10

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



SYMBOL	MILLIM	NOTES	
STWIBOL	MIN.	MAX.	NOTES
Α	8.687	9.093	-
В	7.798	9.093	-
С	0.250	0.510	11
D	0.889	1.143	12
E	1.140	1.400	8
F	0.559	0.712	8
G	1.27 TYPICAL		5, 9
H	1.630 2.540		-



PAGE 11

ISSUE 3

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d)

- 1. Index area: a notch or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(d).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 14 spaces for flat and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centre when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




PAGE 12


ISSUE 3

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE AND FLAT PACKAGE



CHIP CARRIER PACKAGE



(TOP VIEW)

FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND

DUAL-IN-LINE PIN OUTS CHIP CARRIER PIN OUTS 2

NOTES

1. All references throughout this specification relate to FLAT/DIL packages only.



PAGE 13

ISSUE 3

FIGURE 3(b) - TRUTH TABLE (EACH FLIP-FLOP)

INPUTS				OUTI	PUTS	
PRESET	CLEAR	CLOCK	J	К	Q	Q
L	Н	Х	Х	Х	Н	L
Н	L	Х	х	X	L	Н
L	L	Х	х	Х	H (4)	H (4)
Н	Н	↓	L.	L	Q0	Q 0
н	Н		Н	L	н	L
Н	н	↓	L	Н	L	Н
н	Н	+	Н	н	TOGGLE	
Н	Н	Н	Х	Х	Q0	Q0

NOTES

- 1. Logic Level Definitions: L = Low Level, H = High Level, X = Don't Care.
- 2. Q0 = Level of Q before indicated steady-state input conditions were established.
- 3. ↓ = Transition from High to Low Level.
- 4. This configuration is non-stable, it will not persist when Preset and Clear inputs return to their inactive (high) level.




PAGE 14

ISSUE 3

FIGURE 3(c) - CIRCUIT SCHEMATIC

EQUIVALENT OF EACH INPUT

TYPICAL OF ALL OUTPUTS







FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 15

ISSUE 3

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

V_{IC} = Input Clamp Voltage.

V_{CC} = Supply Voltage.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

- (a) Para. 7.1.1(a), "High Temperature Reverse Bias" test and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.



PAGE 16

ISSUE 3

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.7 grammes for the flat package, 2.2 grammes for the dual-in-line package and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type '3 or 4', Type '4' or Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be either Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 <u>Lead Identification</u>

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(d).



PAGE 17

ISSUE 3

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920302802B</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable) ——	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125 and -55 °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at T_{amb} = +22 ±3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

4.7.3 <u>Electrical Circuits for Power Burn-in</u>

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



PAGE 18

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

No	No. CHARACTERISTICS		TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT
INO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	МАХ	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 11	Input Current High Level PST, CLK and CLEAR	I _{IH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-2-3-4-10-11-12-13- 14-15)	-	100	μА
12 to 21	Input Current High Level (Max. Input Voltage)	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 5.5V (Pins 1-2-3-4-10-11-12-13- 14-15)		1.0	mA
22 to 31	Input Clamp Voltage	V _{IC}	3008	4(b)	V _{CC} = 4.5V, I _{IN} = 18mA Note 2 (Pins 1-2-3-4-10-11-12-13- 14-15)	_	- 1.2	V
32 to 35	Input Current Low Level at J-K Input	l _{IL1}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.5V (Pins 2-3-11-12)	•	- 1.6	mA
36 to 39	Input Current Low Level at PST and CLEAR	l _{IL2}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.5V Note 5 (Pins 4-10-14-15)		- 7.0	mA
40 to 41	Input Current Low Level at CLK	l _{IL3}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.5V (Pins 1-13)	-	- 4.0	· mA
42 to 45	Output Voltage Low Level	V _{OL}	3007	4(d)	V_{CC} = 4.5V, V_{IL} = 0.8V V_{IN} = 2.0V, I_{OL} = 20mA Note 6 (Pins 5-6-7-9)	-	0.5	V
46 to 49	Output Voltage High Level	V _{OH}	3006	4(e)	V_{CC} = 4.5V, V_{IL} = 0.8V V_{IN} = 2.0V, I_{OH} = -1.0mA (Pins 5-6-7-9)	2.5	-	V
50 to 53	Short Circuit Output Current	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 5-6-7-9)	- 40	- 100	mA
54 to 55	Supply Current	Icc	3005	4(g)	V _{CC} = 5.5V Note 4 (Pin 16)	-	50	mA

NOTES: See Page 20.



PAGE 19

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

No	No. CHARACTERISTICS		TEST METHOD	METHOD TEST	TEST CONDITIONS	LIMITS		UNIT
INO.	OTATAOTENIO 1103	SYMBOL	MIL-STD 883	FIG. (PINS UNDER TEST) (NOTE 8)		MIN	MAX	OIVIT
56 to 57	Propagation Delay, Low to High Level, from Preset to Q	t _{PLH}	3003	4(h)	V_{CC} = 5.0V, R_L = 280 Ω C_L = 15pF (Pins 5-9)	-	7.0	ns
58 to 59	Propagation Delay, Low to High Level, from Clear to $\overline{\mathbb{Q}}$	t _{PLH}	3003	4(h)	V_{CC} = 5.0V, R_L = 280 Ω C_L = 15pF (Pins 6-7)	-	7.0	ns
60 to 61	Propagation Delay, High to Low Level, from Preset to Q (Clock Low)	t _{PHL}	3003	4(h)	$V_{CC} = 5.0V$, $R_L = 280\Omega$ $C_L = 15pF$ (Pins 6-7)	-	7.0	ns
62 to 63	Propagation Delay, High to Low Level, from Preset to Q (Clock High)	t _{PHL}	3003	4(h)	V_{CC} = 5.0V, R_L = 280 Ω C_L = 15pF (Pins 6-7)	-	7.0	ns
64 to 65	Propagation Delay, High to Low Level, from Clear to Q (Clock Low)	t _{PHL}	3003	4(h)	V_{CC} = 5.0V, R_L = 280 Ω C_L = 15pF (Pins 5-9)	-	7.0	ns
66 to 67	Propagation Delay, High to Low Level, from Clear to Q (Clock High)	t _{PHL}	3003	4(h)	V_{CC} = 5.0V, R_L = 280 Ω C_L = 15pF (Pins 5-9)	-	7.0	ns
68 to 71	Propagation Delay, Low to High Level, from Clock to Q or Q	t _{PLH}	3003	4(h)	V_{CC} = 5.0V, R_L = 280 Ω C_L = 15pF (Pins 5-6-7-9)	-	7.0	ns
72 to 75	Propagation Delay, High to Low Level, from Clock to Q or Q	t _{PHL}	3003	4(h)	V_{CC} = 5.0V, R_L = 280 Ω C_L = 15pF (Pins 5-6-7-9)	-	7.0	ns
76 to 79	Maximum Clock Frequency	f _{max}	-	4(h)	V_{CC} = 5.0V, R_L = 280 Ω C_L = 15pF Note 7 (Pins 5-6-7-9)	80	-	MHz

NOTES: See Page 20.



PAGE 20

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONT'D)

NOTES

- 1. Go-no-go test with $V_{IL} = 0.3V$, $V_{IH} = 3.0V$, $V_{CC} = 5.0V$; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than 1 output should be shorted at a time, and only for 1 second maximum.
- 4. I_{CC} is measured with all outputs open, and the Q and \overline{Q} output high in turn. At the time of measurement, the Clock input is grounded.
- 5. Clear is tested with Preset at high level. Preset is tested with Clear at high level.
- 6. All unspecified inputs at 5.5V.
- 7. This parameter shall be measured only when required by the purchase order. In any case, the Manufacturer shall guarantee that the devices meet this requirement.
- 8. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.



PAGE 21

ISSUE 3

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND -55(+5-0) °C

	+ 125(+0-5) *C AND -55(+5-0) *C							
No.	CHARACTERISTICS	RACTERISTICS SYMBOL		TEST	TEST CONDITIONS	LIMITS		UNIT
140.	01011010101001	OTWIDOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	ONT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 11	Input Current High Level PST, CLK and CLEAR	l _{IH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-2-3-4-10-11-12-13- 14-15)	-	100	μΑ
12 to 21	Input Current High Level (Max. Input Voltage)	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 5.5V (Pins 1-2-3-4-10-11-12-13- 14-15)	1	1.0	mA
22 to 31	Input Clamp Voltage	V _{IC}	3008	4(b)	V _{CC} = 4.5V, I _{IN} = - 18mA Note 2 (Pins 1-2-3-4-10-11-12-13- 14-15)	-	- 1.2	V
32 to 35	Input Current Low Level at J-K Input	l _{IL1}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.5V (Pins 2-3-11-12)	-	- 1.6	mA
36 to 39	Input Current Low Level at PST and CLEAR	l _{IL2}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.5V Note 5 (Pins 4-10-14-15)	•	- 7.0	mA
40 to 41	Input Current Low Level at CLK	l _{IL3}	3009	4(c)	$V_{CC} = 5.5V$, $V_{IN} = 0.5V$ (Pins 1-13)		- 4.0	mA
42 to 45	Output Voltage Low Level	V _{OL}	3007	4(d)	V_{CC} = 4.5V, V_{IL} = 0.8V V_{IN} = 2.0V, I_{OL} = 20mA Note 6 (Pins 5-6-7-9)	-	0.5	V
46 to 49	Output Voltage High Level	V _{OH}	3006	4(e)	V_{CC} = 4.5V, V_{IL} = 0.8V V_{IN} = 2.0V, I_{OH} = -1.0mA (Pins 5-6-7-9)	2.5	1	٧
50 to 53	Short Circuit Output Current	l _{OS}	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 5-6-7-9)	- 40	- 100	mA
54 to 55	Supply Current	Icc	3005	4(g)	V _{CC} = 5.5V Note 4 (Pin 16)	-	50	mA

NOTES: See Page 20.




PAGE 22

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

FIGURE 4(b) - INPUT CLAMP VOLTAGE



NOTES


1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.


FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE



NOTES

1. Each input to be tested separately.



NOTES

1. Test per Truth Table.




PAGE 23

ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT




NOTES

1. Test per Truth Table.

NOTES

1. No more than one output should be shorted at a time.

FIGURE 4(g) - SUPPLY CURRENT



NOTES


1. See Note 4 to Table 2.

PAGE 24


ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - DYNAMIC TEST AND SWITCHING WAVEFORMS



VOLTAGE WAVEFORMS



NOTES

- 1. The generator has the following characteristics: $V_{GEN} = 3.0 \pm 0.2V$, $t_r < 15$ ns, $t_f < 6.0$ ns, $t_p = 0.5 \mu$ s, PRR = 1.0MHz, $Z_{OUT} = 50\Omega$.
- 2. All diodes are 1N916 or 1N3064.
- 3. $C_L = 15pF \pm 15\%$, including scope probe, wiring and stray capacitance without package in test fixture.
- 4. Each flip-flop tested separately.
- 5. $R_L = 280\Omega \pm 5\%$.



PAGE 25

ISSUE 3

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2 to 11	Input Current High Level 1	I _{IН1}	As per Table 2	As per Table 2	±20 or (1) ±10	% μA
32 to 41	Input Current Low Level	I _{IL}	As per Table 2	As per Table 2	± 200	μΑ
42 to 45	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	±60	mV
46 to 49	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240	mV

NOTES

1. Whichever is greater, referred to the initial value.

TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 – 5)	°C
2	Power Supply Voltage	V _{CC}	5(+ 0.5 – 0)	V
3	Pulse Voltage	V _{GEN}	0.5 max. to 3.0 min.	V
4	Frequency	f ·	100 (Note 1)	Hz
5	Fan-out		10	-
6	Rise Time	t _r	50 max.	μs
7	Fall Time	t _f	50 max.	μs
8	Duty Cycle	-	20 min.	%


NOTES

1. Tolerance ± 10%.

PAGE 26

ISSUE 3

FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES

1. $R = 250\Omega$.



PAGE 27

ISSUE 3

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5 of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be T_{amb} = +150(+0-5) °C.



PAGE 28

ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

No	No. CHARACTERISTICS		SPEC. AND/OR	TEST	CHAN	UNIT	
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	CONDITIONS	(Δ)	ABSOLUTE	UNIT
2 to 11	Input Current High Level 1	l _{IH1}	As per Table 2	As per Table 2	±10	-	μА
12 to 21	Input Current High Level 2 (Max. Input Voltage)	I _{IH2}	As per Table 2	As per Table 2	-	1.0	mA
32 to 41	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	±200	-	μΑ
42 to 45	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	-	mV
46 to 49	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240	-	mV
54 to 55	Supply Current	lcc	As per Table 2	As per Table 2	±20	-	%



PAGE 29

ISSUE 3

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS					
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.					
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TIF 50.42-3002.					
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TIF 50.42-3002.					