

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR PRESETTABLE DIVIDE-BY-2 AND DIVIDE-BY-5 COUNTER, BASED ON TYPE 54S196 ESCC Detail Specification No. 9204/044

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 31

INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR PRESETTABLE DIVIDE-BY-2 AND DIVIDE-BY-5 COUNTER, BASED ON TYPE 54S196

ESA/SCC Detail Specification No. 9204/044



space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 2	April 1994	Tommers	f. dut



PAGE 2

ISSUE 2

DOCUMENTATION CHANGE NOTICE

Rev. Letter Date Reference Item DCF This Issue supersedes Issue 1 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 1 and the following DCR's:- Cover page DCN Table 1(a) : Lead Material and/or Finish amended for existing Variants : Variants 11 and 12 added Table 1(b) : No. 2, in Remarks, Note No. amended to "1" : No. 3, in Remarks, Note No. amended to "2"
Revisions 'A', 'B' and 'C' to Issue 1 and the following DCR's:- Cover page DCN Table 1(a) : Lead Material and/or Finish amended for existing Variants : Variants 11 and 12 added Table 1(b) : No. 2, in Remarks, Note No. amended to "1" : No. 3, in Remarks, Note No. amended to "2"
Cover page DCN Table 1(a) : Lead Material and/or Finish amended for existing Variants : Variants 11 and 12 added Table 1(b) : No. 2, in Remarks, Note No. amended to "1" : No. 3, in Remarks, Note No. amended to "2"
DCN Table 1(a) : Lead Material and/or Finish amended for existing Variants : Variants 11 and 12 added Table 1(b) : No. 2, in Remarks, Note No. amended to "1" : No. 3, in Remarks, Note No. amended to "2"
Table 1(a) : Lead Material and/or Finish amended for existing Variants : Variants 11 and 12 added 22 Table 1(b) : No. 2, in Remarks, Note No. amended to "1" 23 : No. 3, in Remarks, Note No. amended to "2" 23
Variants : Variants 11 and 12 added 22 Table 1(b) : No. 2, in Remarks, Note No. amended to "1" 23 : No. 3, in Remarks, Note No. amended to "2" 23
Table 1(b) : No. 2, in Remarks, Note No. amended to "1" 23 : No. 3, in Remarks, Note No. amended to "2" 23
: No. 3, in Remarks, Note No. amended to "2" 23
: No. 6, existing temperature specified for DIL/FP 23
, new temperature and Note reference added for CCP
: Note 1 renumbered as "2"
: Note 2 renumbered as "3" and text amended 23 : Note 3 renumbered as "1" 23
: New Note 4 added 23
Figures 2(a), (b) : Drawing and Table amended 22
Figure 2(c) : Imperial dimensions deleted 22
: Reference to Note 6 amended to "Note 10" 23
Figure 2(d) : New figure added 22
Notes to Figures : Title of the notes amended 22
: Note 1, last sentence added 22
: Notes 5 and 6, Imperial dimensions deleted 22
: Note 8, 'or terminals' added 22 : Note 9, rewritten 22
: Notes 11 and 12 added 22
Figure 3(a) : Figure for chip carrier package added 22
: Subtitles added above both drawings 22
: Comparison table added 22
: Note 1 added 22
Figure 3(b) : Note corrected 23
Para. 4.2.2 : PIND deviation deleted, "None" added
Para. 4.2.4 : Deviation deleted, "None" added 22 Para. 4.2.5 : Deviation deleted, "None" added 22
Para. 4.3.2 : Paragraph rewritten 23
: Maximum weight limits amended 22
Para. 4.4.2 : Paragraph rewritten 22
Para. 4.5.2 : Paragraph rewritten 22
Para. 4.5.3 : Paragraph standardised 23
Para. 4.6.3 : "and functional test sequence" deleted 23
Para. 4.7.1 : "T _{amb} " added before " + 22 ± 3 ° C" 23
Paras. 4.7.2 & 4.7.3 : In title and paragraph, "burn-in" amended to read 23 "power burn-in"
Tables 2 and 3 : Nos. 18 to 25, Test Method corrected 23
: Nos. 26 to 31, Limit polarity corrected
Para. 4.8 : Title amended 23 Para. 4.8.2 : Second sentence added 23
Para. 4.8.2 : Second sentence added 23 Para. 4.8.5 : Text completed 23
Tara. 4.0.0



PAGE 3

ISSUE 2

TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
2.	APPLICABLE DOCUMENTS	16
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	16
4.	REQUIREMENTS	16
4.1	General	16
4.2	Deviations from Generic Specification	16
4.2.1	Deviations from Special In-process Controls	16
4.2.2	Deviations from Final Production Tests	16
4.2.3	Deviations from Burn-in Tests	16
4.2.4	Deviations from Qualification Tests	16
4.2.5	Deviations from Lot Acceptance Tests	16
4.3	Mechanical Requirements	17
4.3.1	Dimension Check	17
4.3.2	Weight	17
4.4	Materials and Finishes	17
4.4.1	Case	17
4.4.2	Lead Material and Finish	17
4.5	Marking	17
4.5.1	General	17
4.5.2	Lead Identification	17
4.5.3	The SCC Component Number	18
4.5.4	Traceability Information	18
4.6	Electrical Measurements	18
4.6.1	Electrical Measurements at Room Temperature	18
4.6.2	Electrical Measurements at High and Low Temperatures	18
4.6.3	Circuits for Electrical Measurements	18
4.7	Burn-in Tests	18
4.7.1	Parameter Drift Values	18
4.7.2	Conditions for Power Burn-in	18
4.7.3	Electrical Circuits for Power Burn-in	18
4.8	Environmental and Endurance Tests	29
4.8.1	Electrical Measurements on Completion of Environmental Tests	29
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	29
4.8.3	Electrical Measurements on Completion of Endurance Tests	29
4.8.4	Conditions for Operating Life Tests	29
4.8.5	Electrical Circuits for Operating Life Tests	29
4.8.6	Conditions for High Temperature Storage Test	29



PAGE 4

TABLES	<u>.</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, D.C. Parameters	19
	Electrical Measurements at Room Temperature, A.C. Parameters	20
3	Electrical Measurements at High and Low Temperatures	22
4	Parameter Drift Values	27
5	Conditions for Power Burn-in and Operating Life Test	27
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate	30
	Points and on Completion of Endurance Tests	
FIGURE	<u>:s</u>	
1	Not applicable	N/A
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Truth Table	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	15
4	Circuits for Electrical Measurements	23
5	Electrical Circuit for Power Burn-in and Operating Life Test	28
APPENI	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for Texas Instruments (F)	31



PAGE

ISSUE 2

5

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, bipolar, Schottky Presettable Divide-by-2 and Divide-by-5 Counter, based on Type 54S196. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).



PAGE 6

ISSUE 2

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	D7
02	FLAT	2(a)	G4
05	DIL	2(b)	D7
06	DIL	2(b)	G4
07	DIL	2(c)	D7
08	DIL	2(c)	D3 or D4
11	CCP	2(d)	7
12	CCP	2(d)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{CC}	−0.5 to 7.0	V	-
2	Input Voltage	V _{IN}	-0.5 to 5.5	٧	Note 1
3	Device Dissipation	P _D	605	m W dc	Note 2
4	Operating Temperature Range	T _{op}	- 55 to + 125	°C	<u>-</u>
5	Storage Temperature Range	T _{stg}	- 65 to + 150	°C	-
6	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	ů	Note 3 Note 4

NOTES

- 1. Input current limited to -18mA.
- 2. Must withstand added P_D due to short circuit conditions (i.e. l_{OS}) at one output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
А	1.27	2.03	
b	0.38	0.56	8
С	0.08	0.23	8
D	8.56	8.89	4
Е	5.97	6.73	
E1	7.00 T	PICAL	4
е	1.27 T\	PICAL	5, 9
L	6.86	8.00	8
L1 ·	21.34	21.84	
Q	0.51	1.02	2
S	0.25	0.64	7




PAGE

ISSUE 2

8

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIM	NOTES	
STIVIBUL	MIN	MAX	NOTES
Α	-	5.08	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	19.18	19.94	4
E	6.22	7.62	4
E1	7.37	8.13	
е	2.54 TYPICAL		6, 9
F	1.27 TY	PICAL	
Н	0.76	-	8
L ·	3.30	5.08	8
Q	0.51		3
S	1.78	2.54	7
α	0°	15°	10




PAGE


ISSUE 2

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - DUAL-IN-LINE PACKAGE





SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN.	MAX.	NOTES
Α	-	5.08	-
b	0.36	0.58	8
b1	0.76	1.78	8
С	0.20	0.38	8
D	16.26	19.96	-
E	5.59	7.87	-
E1	7.37	8.13	4
е	2.54 T	PICAL	6, 9
L	3.18	5.08	-
· Q	0.38	2.03	3
S	0.25	1.35	7
α	0°	15°	10




PAGE 10

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



SYMBOL	MILLIM	RES NOTES	
STIVIBOL	MIN.	MAX.	NOTES
Α	8.687	9.093	-
В	7.798	9.093	-
С	0.250	0.510	11
D	0.889	1.143	12
E	1.140	1.400	8
F	0.559	0.712	8
G	1.27 TYPICAL		5, 9
Н	1.630	2.540	-



PAGE 11

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d)

- 1. Index area: a notch or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(d).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 12 spaces for flat and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centre when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




PAGE 12


ISSUE 2

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE AND FLAT PACKAGE

CHIP CARRIER PACKAGE





(TOP VIEW)

(TOP VIEW)

FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND **DUAL-IN-LINE PIN OUTS CHIP CARRIER PIN OUTS**

NOTES

1. All references throughout this specification relate to FLAT/DIL packages only.



PAGE 13

ISSUE 2

FIGURE 3(b) - TRUTH TABLE

DECADE (BCD) (NOTE 3)

BI-QUINARY (5-2) (NOTE 4)

COUNT		OUT	PUT	
COONT	QD	QC	QB	QA
0	L	L	L	L
1	L	L	L	Н
2	L	L	Н	L
3	L	L	Н	Н
4	L	Н	L	L
5	L	Н	L.	Н
6	L	Н	Н	L
7	L	Н	Н	Н
8	Н	L	L	L
9	Н	L	L	Н

COUNT	OUTPUT					
COOM	QA	QB	QC	QD		
0	L	L	L	L		
1	L	L	L,	Н		
2	L	L	Н	L		
3	L	L	Н	Н		
4	L	Н	L	L		
5	Н	L	L	L		
6	Н	L	L	Н		
7	Н	L	Н	L		
8	Н	L	Н	Н		
9	Н	Н	L	L		

NOTES

- 1. Logic Level Definitions: L = Low Level, H = High Level.
- 2. Asynchronous input: Low input to clear sets QA, QB, QC and QD low.
- 3. Output QA connected to Clock 2 input.
- 4. Output QD connected to Clock 1 input.




PAGE 14


ISSUE 2

FIGURE 3(c) - CIRCUIT SCHEMATIC

EQUIVALENT OF COUNT/LOAD CLEAR AND DATA INPUTS

EQUIVALENT OF CLOCK INPUT





NOTES


 R_{eq} = 2.3k Ω NOM. R_{eq} = 2.8k Ω NOM. 1. Count/Load, Clear:

Data:

NOTES

 $\begin{aligned} R_{eq} &= 1.2 k \Omega \text{ NOM.} \\ R_{eq} &= 700 k \Omega \text{ NOM.} \end{aligned}$ 1. Clock 1: Clock 2:


TYPICAL OF ALL OUTPUTS



PAGE 15

ISSUE 2

FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 16

ISSUE 2

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

V_{IC} = Input Clamp Voltage.

V_{CC} = Supply Voltage.

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

- (a) Para. 7.1.1(a), "High Temperature Reverse Bias" test and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.



PAGE 17

ISSUE 2

4.3 <u>MECHANICAL REQUIREMENTS</u>

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.7 grammes for the flat package, 2.2 grammes for the dual-in-line package and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type '3 or 4', Type '4' or Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be either Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(d).



PAGE 18

ISSUE 2

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920404402B</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125 and -55 °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at T_{amb} = +22±3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

4.7.3 <u>Electrical Circuits for Power Burn-in</u>

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



PAGE 19

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

	OLIADA OTEDIOTIO	0)44501	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	LINUT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test	-	-	3(b)	V _{CC} =5.0V Verify Truth Table with Load. Note 1	-	•	•
2 to 9	Input Current High Level 1	l _{IH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-3-4-6-8-10-11-13)	-	50	μА
10 to 17	Input Current High Level 2 (Max. Input Voltage)	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 5.5V (Pins 1-3-4-6-8-10-11-13)	-	1.0	mA
18 to 25	Input Clamp Voltage	V _{IC}	3008	4(b)	V_{CC} = 4.5V, I_{IN} = $-$ 18mA Note 2 (Pins 1-3-4-6-8-10-11-13)	-	-1.2	V
26 to 31	Input Current Low Level Data, Count, Load and Clear	l _{IL1}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.5V (Pins 1-3-4-10-11-13)	-	-0.75	mA
32	Input Current Low Level Clock 1	l _{IL2}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.5V (Pin 8)	-	-8.0	mA
33	Input Current Low Level Clock 2	I _{IL3}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.5V (Pin 6)	<u>-</u>	-10	mA
34 to 37	Output Voltage Low Level	V _{OL}	3007	4(d)	V_{CC} = 4.5V, V_{IL} = 0.8V V_{IH} = 2.0V, I_{OL} = 20mA (Pins 2-5-9-12)	-	0.5	V
38 to 41	Output Voltage High Level	V _{OH}	3006	4(e)	V_{CC} = 4.5V, V_{IL} = 0.8V V_{IH} = 2.0V, I_{OH} = -1.0mA (Pins 2-5-9-12)	2.5	-	V
42 to 45	Short Circuit Output Current	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 2-5-9-12)	-30	-110	mA
46	Supply Current	lcc	3005	4(g)	V _{CC} = 5.5V Note 4 (Pin 14)	-	110	mA



PAGE 20

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST TEST CONDITIONS (PINS UNDER TEST)		LIN	IITS	UNIT
NO.	CHARACTERISTICS	STWIDOL	MIL-STD 883	FIG.	G. (NOTE 6)		MAX	ONT
47	Propagation Delay from Clock 1 to QA	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 280\Omega$	-	10	ns
48	Propagation Delay from Clock 1 to QA	t _{PHL}			C _L = 15pF (Pin 5)	_	10	
49	Propagation Delay from Clock 2 to QB	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 280\Omega$	_	10	ns
50	Propagation Delay from Clock 2 to QB	t _{PHL}			C _L = 15pF (Pin 9)	-	12	
51	Propagation Delay from Clock 2 to QC	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ R _L = 280 Ω	-	18	ns
52	Propagation Delay from Clock 2 to QC	t _{PHL}			C _L = 15pF (Pin 2)	-	24	
53	Propagation Delay from Clock 2 to QD	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ R _L = 280 Ω	-	10	ns
54	Propagation Delay from Clock 2 to QD	t _{PHL}			C _L = 15pF (Pin 12)	-	12	
55 to 58	Propagation Delay from Inputs A, B, C, D to Outputs QA, QB, QC, QD	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 280\Omega$ $C_L = 15pF$ (Pins 2-5-9-12)	-	12	ns
59 to 62	Propagation Delay from Inputs A, B, C, D to Outputs QA, QB, QC, QD	[†] PHL				-	18	
63 to 66	Propagation Delay from Load to any Output	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_{L} = 280\Omega$ $C_{L} = 15pF$	-	18	ns
67 to 70	Propagation Delay from Load to any Output	t _{PHL}			(Pins 2-5-9-12)	-	18	
71 to 74	Propagation Delay from Clear to any Output	^t PLH	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 280\Omega$ $C_L = 15pF$ (Pins 2-5-9-12)	-	37	ns
75	Maximum Clock Frequency (Clock 1 to QA)	f _{max}	-	4(h)	V_{CC} = 5.0V R_L = 2.0k Ω C_L = 15pF Note 5 (Pin 5)	100	-	MHz



PAGE 21

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONT'D)

NOTES

- 1. Go-no-go test with $V_{IL} = 0.3V$, $V_{IH} = 3.0V$; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than 1 output should be shorted at a time, and only for 1 second maximum.
- 4. I_{CC} is measured with all outputs open and inputs grounded.
- 5. This parameter shall be measured only if required by Purchase Order. In any case, the Manufacturer shall guarantee that the devices meet this requirement.
- 6. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.



PAGE 22 ISSUE 2

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	UNIT
No.	CHARACTERISTICS	STVIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	ONT
1	Functional Test	-	-	3(b)	V _{CC} = 5.0V Verify Truth Table with Load. Note 1	-	-	-
2 to 9	Input Current High Level 1	l _{IH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-3-4-6-8-10-11-13)	-	50	μA
10 to 17	Input Current High Level 2 (Max. Input Voltage)	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 5.5V (Pins 1-3-4-6-8-10-11-13)	-	1.0	mA
18 to 25	Input Clamp Voltage	V _{IC}	3008	4(b)	V_{CC} = 4.5V, I_{IN} = $-$ 18mA Note 2 (Pins 1-3-4-6-8-10-11-13)	1	-1.2	V
26 to 31	Input Current Low Level Data, Count, Load and Clear	l _{IL1}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.5V (Pins 1-3-4-10-11-13)	-	-0.75	mA
32	Input Current Low Level Clock 1	l _{IL2}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.5V (Pin 8)	•	-8.0	mA
33	Input Current Low Level Clock 2	l _{IL3}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.5V (Pin 6)		-10	mA
34 to 37	Output Voltage Low Level	V _{OL}	3007	4(d)	V_{CC} = 4.5V, V_{IL} = 0.8V V_{IH} = 2.0V, I_{OL} = 20mA (Pins 2-5-9-12)	1	0.5	V
38 to 41	Output Voltage High Level	V _{OH}	3006	4(e)	V_{CC} = 4.5V, V_{IL} = 0.8V V_{IH} = 2.0V, I_{OH} = $-$ 1.0mA (Pins 2-5-9-12)	2.5	-	V
42 to 45	Short Circuit Output Current	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 2-5-9-12)	-30	110	mA
46	Supply Current	lcc	3005	4(g)	V _{CC} = 5.5V Note 4 (Pin 14)	-	110	mA




PAGE 23

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

FIGURE 4(b) - INPUT CLAMP VOLTAGE




NOTES

1. Each input to be tested separately.

NOTES


1. Each input to be tested separately.

FIGURE 4(c) - LOW LEVEL INPUT CURRENT FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE



NOTES

1. Each input to be tested separately.



NOTES

1. Test per Truth Table.




PAGE 24

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT



NOTES

1. Test per Truth Table.


NOTES

- 1. Test per Truth Table.
- 2. No more than one output should be shorted at a time.
- 3. Reset pulse applied to count/load by bringing to ground C/L.

Pulse input corresponding to output to be measured at 4.5V.

Clocks to be disregarded.

FIGURE 4(g) - SUPPLY CURRENT



NOTES

1. I_{CC} is measured with all outputs open and inputs grounded.




PAGE 25

ISSUE 2


FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - DYNAMIC TEST AND SWITCHING WAVEFORMS


LOAD CIRCUIT



CLOCK-MODE VOLTAGE WAVEFORMS



CLEAR AND LOAD VOLTAGE WAVEFORMS



NOTES: See Page 26.



PAGE 26 ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - DYNAMIC TEST AND SWITCHING WAVEFORMS (CONTINUED)

NOTES

- 1. The input pulse is supplied by a generator having the following characteristics: PRR<1.0MHz, Duty Cycle < 50%, t_r <2.5ns and, unless specified, t_f <2.5ns. When testing t_{max} , vary PRR.
- 2. C_L includes probe and jig capacitance.
- 3. All diodes are 1N3064.
- 4. Unless otherwise specified, QA is connected to Clock 2.



PAGE 27

ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2 to 9	Input Current High Level 1	lH1	As per Table 2	As per Table 2	±20 or (1) ±10	% μ A
26 to 31	Input Current Low Level	l _{IL1}	As per Table 2	As per Table 2	± 200	μА
34 to 37	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	±60	mV
38 to 41	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240	mV

NOTES

1. Whichever is greater, referred to the initial value.

TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+125(+0-5)	°C
2	Power Supply Voltage	Vcc	5(+0.5-0)	V
3	Pulse Voltage	V _{GEN}	0.5 max. to 3.0 min.	V
4	Frequency	f	100 (Note 1)	Hz
5	Fan-out	-	10	-
6	Rise Time	t _r	50 max.	μs
7	Fall Time	t _f	50 max.	μs
8	Duty Cycle	-	20 min.	%


NOTES

1. Tolerance ±10%.

PAGE 28

ISSUE 2

FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



 $\frac{\text{NOTES}}{1. \quad \text{R} = 220\Omega}.$



PAGE 29

ISSUE 2

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 19000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5 of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be $T_{amb} = +150(+0.5)$ °C.



PAGE 30

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

No.	CHARACTERISTICS	CTERISTICS SYMBOL S		TEST	CHAN	UNIT	
NO.	CHARACTERISTICS	STIVIBOL	TEST METHOD	TEST METHOD CONDITIONS		ABSOLUTE	UNIT
2 to 9	Input Current High Level 1	l _{IH1}	As per Table 2	As per Table 2	±10	-	μА
10 to 17	Input Current High Level 2 (Max. Input Voltage)	l _{IH2}	As per Table 2	As per Table 2	4	1.0	mA
26 to 31	Input Current Low Level	I _{IL1}	As per Table 2	As per Table 2	±200	-	μА
34 to 37	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	±60	-	mV
38 to 41	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240	-	mV
46	Supply Current	lcc	As per Table 2	As per Table 2	±20	_	%



PAGE 31

ISSUE 2

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS					
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.					
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TIF 50.42-3002.					
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TIF 50.42-3002.					