

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR, ADVANCED LOW POWER SCHOTTKY, QUAD, 2-INPUT, POSITIVE-AND GATES, BASED ON TYPE 54ALS08 ESCC Detail Specification No. 9201/092

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 28

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

BIPOLAR, ADVANCED LOW POWER SCHOTTKY,

QUAD, 2-INPUT, POSITIVE-AND GATES,

BASED ON TYPE 54ALS08

ESA/SCC Detail Specification No. 9201/092



space components coordination group

		Approved by	
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 3	January 1992	Formance	to take
Revision 'A'	June 1994	Tomment	tur lat



ISSUE 3

PAGE 2

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		This Issue supersedes Issue 2 and incorporates all modifications defined in Revision 'A' to Issue 2 and the following DCR's:- Cover Page DCN Table 1(a) : Lead Material and/or Finish amended Figures 2 : Imperial dimensions and references deleted Figure 2(c) : In drawing, Note 6 corrected to "10" Notes to Figures : Title amended : Note 1, amended to read "Figure 2(b)" Figure 3(a) : Comparison Table added Figure 3(b) : Note 2 added Para. 4.2.2 : Deviation deleted, "None." added Para. 4.2.5 : Deviation deleted, "None." added Para. 4.2.5 : Deviation deleted, "None." added Para. 4.5.2 : Amended to read "Figure 2(b)" Para. 4.5.2 : Amended to read "Figure 2(b)" Para. 4.5.3 : "Type Variant, as applicable" amended to refer to Table 1(a) Para. 4.6.3 : Reference to functional test sequence deleted Para. 4.7.1 : Expanded to identify the stated temperature as T _{amb} Para. 4.8 : Title expanded	None None 22881 22881 23456 22881 22881 23456 21048 22919 22919 22919 22881 22881
Ϋ́Α΄	June '94	P1. Cover Page P2. DCN P14. Para. 4.3.2 : Weights amended	None None 221047

	jee	ESA/SCC Detail Specification No. 9201/092		PAGE	3 3
		TABLE OF CONTENTS		_	
1. <u>GENE</u>	RAL			<u>Pa</u>	age 5
1.3Maxim1.4Param1.5Physic1.6Pin As1.7Truth1.8Circuit	onent Type Varian um Ratings eter Derating Info al Dimensions signment				5 5 5 5 5 5 5 5 5 5 5 5 5
2. <u>APPLI</u>	CABLE DOCUM	ENTS			13
3. <u>TERM</u>	S, DEFINITIONS	, ABBREVIATIONS, SYMBOLS AND U	NITS		13
4. <u>REQU</u>	IREMENTS				13
4.2.1 Deviat 4.2.2 Deviat 4.2.3 Deviat 4.2.4 Deviat 4.2.5 Deviat 4.2.6 Deviat 4.3 Mecha 4.3.1 Dimen 4.3.2 Weigh 4.4 Materi 4.4.1 Case 4.4.2 Lead N 4.5 Markin 4.5.1 Gener 4.5.2 Lead N 4.5.3 The S 4.5.4 Tracea 4.6 Electri 4.6.1 Electri 4.6.2 Electri 4.6.3 Circuit 4.7 Burn-ii 4.7.1 Param 4.7.2 Condit 4.7.3 Electri 4.8 Enviro 4.8.1 Electri 4.8.2 Electri 4.8.3 Electri	ions from Generic ions from Special ions from Final Pr ions from Burn-in ions from Qualific ions from Lot Acc unical Requirement sion Check t als and Finishes Material and Finish g al dentification CC Component N ability Information cal Measurements cal Measurements ions for Electrical Men n Tests eter Drift Values ions for Power Bu cal Circuits for Po nmental and Endu cal Measurements cal Measurements	In-process Controls oduction Tests Tests ation Tests eptance Tests ts umber a at Room Temperature a at High and Low Temperatures easurements urn-in wer Burn-in urance Tests a on Completion of Environmental Tests a at Intermediate Points during Endurance on Completion of Endurance Tests	Tests		13 13 13 13 13 13 14 14 14 14 14 14 14 15 15 15 15 15 15 15 15 15 15 15 15 15

See	ESA/SCC Detail Specification No. 9201/092		PAGE ISSUE	4 3
------------	--	--	---------------	--------

TABLES

Page

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	16
	Electrical Measurements at Room Temperature, a.c. Parameters	18
3	Electrical Measurements at High and Low Temperatures	19
4	Parameter Drift Values	24
5	Conditions for Power Burn-in and Operating Life Test	24
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Tests	27

FIGURES

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	11
3(c)	Circuit Schematic	12
3(d)	Functional Diagram	12
4	Circuits for Electrical Measurements	21
5	Electrical Circuit for Power Burn-in and Operating Life Test	25

APPENDICES (Applicable to specific Manufacturers only)

'A'	Agreed	Deviations	for	Texas	Instruments	(F)	
-----	--------	------------	-----	-------	-------------	-----	--

28



3

1. GENERAL

1.1 **SCOPE**

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, bipolar, advanced low power Schottky, Quad, 2-Input, Positive-AND Gate, based on Type 54ALS08. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

COMPONENT TYPE VARIANTS 1.2

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

- 1.7 TRUTH TABLE As per Figure 3(b).
- 1.8 **CIRCUIT SCHEMATIC** As per Figure 3(c).
- **FUNCTIONAL DIAGRAM** 1.9 As per Figure 3(d).



TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	D7
02	FLAT	2(a)	G4
03	CCP	2(b)	7
04	CCP	2(b)	4
05	DIL	2(c)	D7
06	DIL	2(c)	G4

TABLE 1(b) - MAXIMUM RATINGS


NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIŤ	REMARKS
1	Supply Voltage	V _{CC}	-0.5 to 7.0	V	-
2	Input Voltage	V _{IN}	-0.5 to 7.0	V	Note 1
3	Device Dissipation	PD	22	mWdc	Note 2
4	Operating Temperature Range	T _{op}	55 to + 125	°C	-
5	Storage Temperature Range	T _{stg}	- 65 to + 150	°C	-
6	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 3 Note 4


NOTES

- 1. Input Current limited to -18mA.
- 2. Must withstand added P_D due to short circuit conditions (i.e. I_{OS}) at 1 output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the package and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.



FIGURE 2 - PHYSICAL DIMENSIONS






	MILLIM	ETRES	NOTES
SYMBOL	MIN	MAX	NOTES
A	1.24	2.03	
b	0.38	0.48	8
с	0.08	0.15	8
D	8.56	8.89	
E	5.97	6.73	
E1	-	7.11	4
е	1.27 TYPICAL		5, 9
L	6.85	8.00	
L1	21.30	21.90	
Q	0.51	1.02	2
S	0.25	0.64	7






FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



20 Terminal




SYMBOL	MILLIMETRES		NOTES
STWBOE	MIN	MAX	NOTEO
A	8.687	9.093	
В	7.798	9.093	
С	0.250	0.510	11
D	0.889	1.143	12
E	1.140	1.400	8
F.	0.559	0.712	8
G	1.27 TYPICAL		5, 9
н	1.630	2.540	



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - DUAL-IN-LINE PACKAGE



Note	10
------	----

SYMBOL	MILLIM	ETRES	NOTES
STINDUL	MIN	MAX	NOTES
A	-	5.08	
b	0.38	0.58	8
b1	-	1.78	8
с	0.20	0.36	8
D	19.18	19.94	
E	6.22	7.11	
E1	7.37	7.87	4
е	2.54 T)	PICAL	6, 9
L	3.30	5.08	
Q	0.51	2.03	3
S .	1.78	2.54	7
α	0°	15°	10

NOTES: See Page 10.



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(c) INCLUSIVE

- 1. Index area; a notch or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(b).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 12 spaces for flat and dual-in-line packages.

16 spaces for chip carrier packages.


- 10. Lead centre when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE AND FLAT PACKAGE

CHIP CARRIER PACKAGE





TOP VIEW

TOP VIEW

FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND														
DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14
CHIP CARRIER PIN OUTS	2	3	4	6	8	9	10	12	13	14	16	18	19	20

FIGURE 3(b) - TRUTH TABLE

(EACH GATE)

INP	JTS	OUTPUT
А	В	Y
Х	L	L
L	х	L
Н	Н	Н

NOTES

1. Positive Logic: Y=A.B


2. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.



FIGURE 3(c) - CIRCUIT SCHEMATIC

EQUIVALENT OF EACH INPUT









FIGURE 3(d) - FUNCTIONAL DIAGRAM



NOTES

1. Pin numbers shown are for flat and dual-in-line packages; for chip carrier pins, see Figure 3(a).



2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviation is used:-

I_{OS/2} - One half of the true output short circuit current.

4. **REQUIREMENTS**

4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.

4.2.3 Deviations from Burn-in Tests (Chart III)

- (a) Para. 7.1.1(a), "High Temperature Reverse Bias" tests and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.

4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.



Rev. 'A'

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.7 grammes for the flat package, 0.6 grammes for the chip carrier package and 2.2 grammes for the dual-in-line package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type '4' or Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be either Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 <u>General</u>

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(b).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920109202</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ± 3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125(+0-5) °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

4.7.3 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



...

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.		STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	1	-	-
2 to 9	Input Current High Level 1	liH1	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins D/F 1-2-4-5-9-10-12- 13) (Pins C 2-3-6-8-13-14-18- 19)	-	20	μΑ
10 to 17	Input Current High Level 2 (Max. Input Voltage)	I _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins D/F 1-2-4-5-9-10-12- 13) (Pins C 2-3-6-8-13-14-18- 19)	-	100	μΑ
18 to 25	Input Clamp Voltage	V _{IC}	3008	4(b)	V _{CC} = 4.5V, I _{IN} =18mA Note 2 (Pins D/F 1-2-4-5-9-10-12- 13) (Pins C 2-3-6-8-13-14-18- 19)	•	- 1.5	V
26 to 33	Input Current Low Level	Ι _{ΙL}	3009	4(c)	V _{CC} = 5.5V, V _{IL} = 0.4V (Pins D/F 1-2-4-5-9-10-12- 13) (Pins C 2-3-6-8-13-14-18- 19)	-	100	μΑ
34 to 41	Output Voltage Low Level	V _{OL}	3007	4(d)	$V_{CC} = 4.5V, V_{IH} = 2.0V$ $V_{IL} = 0.7V, I_{OL} = 4.0mA$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.4	V
42 to 45	Output Voltage High Level 1	V _{OH1}	3006	4(e)	V _{CC} = 4.5V, V _{IH} = 2.0V I _{OH} =400µA (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	2.5	-	V
46 to 49	Output Voltage High Level 2	V _{OH2}	3006	4(e)	V _{CC} = 5.5V, V _{IH} = 2.0V I _{OH} =400µA (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	3.5	-	V

NOTES: See Page 18.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO. CH	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	CHARACTERISTICS	MIL-STD FIG. D/F = DIP AND FP 883 C = CCP)		MIN	МАХ	UNIT		
50 to 53	One Half of the True Output Short Circuit Current	I _{OS/2}	3011	4(f)	V _{CC} = 5.5V, V _{OUT} = 2.25V Note 3 (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-30	-112	mA
54	Supply Current Outputs High	Іссн	3005	4(g)	V _{CC} = 5.5V All Inputs at 4.5V (Pin D/F 14) (Pin C 20)	-	2.4	mA
55	Supply Current Outputs Low	ICCL	3005	4(g)	V _{CC} = 5.5V All Inputs at Ground (Pin D/F 14) (Pin C 20)	-	4.0	mA

NOTES: See Page 18.



PAGE 18

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	HARACTERISTICS SYMBOL MIL-STD FIG. TEST CONDITIONS MIL-STD FIG. TEST D/F = DIP AND FP		LIM	LIMITS			
110.		OTMOCE	MIL-STD 883	FIG.	C = CCP) (NOTE 4)	MIN	MAX	UNIT
56 to 71	Propagation Delay Low to High A or B to Y	ťριμ	3003	4(h)	$\begin{array}{c} V_{CC} = 4.5 \text{ and } 5.5V\\ C_L = 50pF\\ R_L = 500\Omega\\ \hline \\ \hline 1 \text{ to } 3 & 2 \text{ to } 4\\ 2 \text{ to } 3 & 3 \text{ to } 4\\ 4 \text{ to } 6 & 6 \text{ to } 9\\ 5 \text{ to } 6 & 8 \text{ to } 9\\ 9 \text{ to } 8 & 13 \text{ to } 12\\ 10 \text{ to } 8 & 14 \text{ to } 12\\ 12 \text{ to } 11 & 18 \text{ to } 16\\ 13 \text{ to } 11 & 19 \text{ to } 16 \end{array}$	4.0	16	ns
72 to 89	Propagation Delay High to Low A or B to Y	tphl.	3003	4(h)	$\begin{array}{c} V_{CC} = 4.5 \text{ and } 5.5V\\ C_L = 50pF\\ R_L = 500\Omega\\ \hline \\ \hline 1 \text{ to } 3 & 2 \text{ to } 4\\ 2 \text{ to } 3 & 3 \text{ to } 4\\ 4 \text{ to } 6 & 6 \text{ to } 9\\ 5 \text{ to } 6 & 8 \text{ to } 9\\ 9 \text{ to } 8 & 13 \text{ to } 12\\ 10 \text{ to } 8 & 14 \text{ to } 12\\ 12 \text{ to } 11 & 18 \text{ to } 16\\ 13 \text{ to } 11 & 19 \text{ to } 16 \end{array}$	3.0	12	ns

NOTES

- 1. Go-no-go test with $V_{IL} = 0.3V$, $V_{IH} = 3.0V$; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than 1 output should be tested at a time.
- 4. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES,+125(+0-5) °C AND -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
NO.		5 TMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 9	Input Current High Level 1	liH1	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins D/F 1-2-4-5-9-10-12- 13) (Pins C 2-3-6-8-13-14-18- 19)	1	20	μΑ
10 to 17	Input Current High Level 2 (Max. Input Voltage)	I _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins D/F 1-2-4-5-9-10-12- 13) (Pins C 2-3-6-8-13-14-18- 19)	-	100	μА
18 to 25	Input Clamp Voltage	V _{IC}	3008	4(b)	V _{CC} = 4.5V, I _{IN} = - 18mA Note 2 (Pins D/F 1-2-4-5-9-10-12- 13) (Pins C 2-3-6-8-13-14-18- 19)	-	- 1.5	V
26 to 33	Input Current Low Level	ΙL	3009	4(c)	V _{CC} = 5.5V, V _{IL} = 0.4V (Pins D/F 1-2-4-5-9-10-12- 13) (Pins C 2-3-6-8-13-14-18- 19)	-	-100	μΑ
34 to 41	Output Voltage Low Level	V _{OL}	3007	4(d)	$V_{CC} = 4.5V, V_{IH} = 2.0V$ $V_{IL} = 0.7V, I_{OL} = 4.0mA$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.4	V
42 to 45	Output Voltage High Level 1	V _{OH1}	3006	4(e)	V _{CC} = 4.5V, V _{IH} = 2.0V I _{OH} = -400µA (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	2.5	-	V
46 to 49	Output Voltage High Level 2	V _{OH2}	3006	4(e)	V _{CC} = 5.5V, V _{IH} = 2.0V I _{OH} =400µA (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	3.5	-	V

NOTES: See Page 18.



• • •

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND -55(+5-0) °C (CONT'D)

NO. CHARAC	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHANACTENISTICS	STMBOL	MIL-STD FIG. D/F = DIP AND FP 883 C = CCP)		MIN	МАХ	UNIT	
50 to 53	One Half of the True Output Short Circuit Current	I _{OS/2}	3011	4(f)	V _{CC} = 5.5V, V _{OUT} = 2.25V Note 3 (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-30	-112	mA
54	Supply Current Outputs High	Іссн	3005	4(g)	V _{CC} = 5.5V All Inputs at 4.5V (Pin D/F 14) (Pin C 20)	-	2.4	mA
55	Supply Current Outputs Low	ICCL	3005	4(g)	V _{CC} = 5.5V All Inputs at Ground (Pin D/F 14) (Pin C 20)	-	4.0	mA

NOTES: See Page 18.





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - INPUT CURRENT HIGH LEVEL

FIGURE 4(b) - INPUT CLAMP VOLTAGE



NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4(c) - LOW LEVEL INPUT CURRENT





FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE



NOTES

1. Each input to be tested separately.

NOTES

1. Each input in turn at VIL with all others at VIH.





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE FIGURE 4(f) - ONE HALF SHORT CIRCUIT OUTPUT CURRENT OUTPUT CURRENT




NOTES

1. All inputs at VIH min.

NOTES

- 1. All inputs at 4.5V.
- 2. Each output to be tested separately.

FIGURE 4(g) - SUPPLY CURRENT



NOTES


1. For I_{CCH} all inputs at 4.5V.

For I_{CCL} all inputs at ground.




FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - DYNAMIC TEST AND SWITCHING WAVEFORMS



VOLTAGE WAVEFORMS - PROPAGATION DELAY TIMES



NOTES

- 1. The generator has the following characteristics: $t_r = t_f = 2ns$, PRR = 1MHz, $Z_{out} = 50\Omega$, Duty Cycle = 50%.
- 2. $C_L = 50pF \pm 5\%$ including scope probe, wiring and stray capacitance without package in test fixture.
- 3. Each gate tested separately.
- 4. $R_L = 500\Omega \pm 5\%$.



PAGE 24

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2 to 9	Input Current High Level 1	I _{IH1}	As per Table 2	As per Table 2	±20 or (1) ±0.5	% µА
26 to 33	Input Current Low Level	Ι _{ΙĽ}	As per Table 2	As per Table 2	±10	μΑ
34 to 41	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	mV
42 to 45	Output Voltage High Level 1	V _{OH1}	As per Table 2	As per Table 2	±200	mV
46 to 49	Output Voltage High Level 2	V _{OH2}	As per Table 2	As per Table 2	±200	mV

NOTES

1. Whichever is greater referred to the initial value.

TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST


NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 - 5)	°C
2	Power Supply Voltage	V _{CC}	+5(+0.5-0)	V
3	Pulse Voltage	V _{GEN}	0.5 max. to 3.0 min.	Vac
4	Frequency	f	100 (See Note 1)	Hz
5	Fan-out	-	10	-
6	Rise Time	t _r	50 max.	μs
7	Fall Time	t _f	50 max.	μs
8	Duty Cycle	-	20 min.	%

NOTES

1. Tolerance ±10%.



FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES

- 1. Pin numbers in parenthesis are for the chip carrier package.
- 2. R = 1.2kΩ.



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ± 3 °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3 \text{ °C}.$

4.8.4 <u>Conditions for Operating Life Tests</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be $T_{amb} = +150(+0-5)$ °C.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHAN	ge limits	UNIT
NO.	CHARACTERISTICS	STIVIDUL	TEST METHOD	CONDITIONS	(Δ)	ABSOLUTE	UNIT
2 to 9	Input Current High Level 1	l _{IH1}	As per Table 2	As per Table 2	±1	-	μΑ
10 to 17	Input Current High Level 2 (Max. Input Voltage)	l _{IH2}	As per Table 2	As per Table 2	-	100	μA
26 to 33	Input Current Low Level	Ι _{ΙL}	As per Table 2	As per Table 2	±10	-	μΑ
34 to 41	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	-	mV
42 to 45	Output Voltage High Level 1	V _{OH1}	As per Table 2	As per Table 2	± 200	-	mV
46 to 49	Output Voltage High Level 2	V _{OH2}	As per Table 2	As per Table 2	±200	-	mV
54	Supply Current Outputs High	Іссн	As per Table 2	As per Table 2	±20	-	%
55	Supply Current Outputs Low	ICCL	As per Table 2	As per Table 2	±20	-	%



- - -

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TI 50.42-3002.
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TI 50.42-3002.