

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC,

# **BIPOLAR, ADVANCED LOW POWER SCHOTTKY,**

# DUAL, 4-BIT, D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH

# **3-STATE BUFFERED OUTPUTS,**

# BASED ON TYPES 54ALS874, 54ALS874A AND 54ALS874B

# ESCC Detail Specification No. 9203/046

# ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



#### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 32

# INTEGRATED CIRCUITS, SILICON MONOLITHIC,

**BIPOLAR, ADVANCED LOW POWER SCHOTTKY,** 

# DUAL, 4-BIT, D-TYPE EDGE-TRIGGERED

FLIP-FLOPS WITH 3-STATE BUFFERED OUTPUTS,

BASED ON TYPES 54ALS874, 54ALS874A

AND 54ALS874B

**ESA/SCC Detail Specification No. 9203/046** 



# space components coordination group

		Арри	roved by
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 2	February 1992	Formance	to but
Revision 'A'	March 1994	Finners	tater
Revision 'B'	July 1994	Formand	In lat
**. · · · · · · · · · · · · · · · ·			



Rev. 'B'

PAGE 2

# DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		This Issue supersedes Issue 1 and incorporates all modifications defined in Revisions 'A' and 'B' to Issue 1 and the following DCR's:-Cover Page DCN         Table 1(a)       : Lead Materials and/or Finishes amended         Figures 2       : Imperial dimensions and references deleted         Figures 2(a)       : Original Figure deleted, New Figure added         Figure 2(b)       : In Table, dimensions A, B, D, F, amended.         Figure 2(c)       : In drawing, Note 6 corrected to "10"         : In Table, dimensions b1, c, D, E, E1, H, L amended         Notes to Figures       : Title amended         : Note 1, Amended to read "Figure 2(b)"         Figure 3(a)       : Comparison table added         Figure 3(b)       : Note 2 added         Para. 4.2.2       : Deviation deleted, "None." added         Para. 4.2.5       : Deviation deleted, "None." added         Para. 4.2.5       : Deviation deleted, "None." added         Para. 4.5.2       : Amended to read "Figure 2(b)"         Para. 4.5.2       : Amended to read "Figure 2(b)"         Para. 4.5.3       : "Type Variant, as applicable" amended to refer to Table 1(a)         Para. 4.5.3       : "Type Variant, as applicable" amended to refer to Table 1(a)         Para. 4.6.3       : Reference to functional test sequence deleted         Para. 4.6.3       : Reference to functional test sequence dele	None 22973 22973 22973 22973 22973 22973 22973 22973 22973 22973 22973 22973 22973 22973 22973 22919 22919 22973 22973
'A'	Mar. '94	P1.Cover Page:Type 54ALS874B addedP2.DCNP5.Para. 1.1:Type 54ALS874B addedP6.Table 1(a):Type 54ALS874B added (Variants 13 to 18)P15.Para. 4.3.2:Weight for DIL package amendedP18.Table 2d.c.:In items 90 to 97, 115 and 116: reference to Variants 0 to 12 changed to 07 to 18P23.Table 3:In items 90 to 97, 115 and 116: reference to Variants 0 to 12 changed to 07 to 18P29.Figure 5:Reference to Type 54ALS874B added	
'B'	July '94	P1. Cover Page : Title corrected P2. DCN	23660 None

		ESA/SCC Detail Specification No. 9203/046		PAGE ISSUE	3
		TABLE OF CONTENTS			
1.	GENERAL			<u>P</u>	<u>age</u> 5
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9	Scope Component Type Variar Maximum Ratings Parameter Derating Info Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram	、			5 5 5 5 5 5 5 5 5 5 5 5 5
2.	APPLICABLE DOCUM	ENTS			14
3.	TERMS, DEFINITIONS	, ABBREVIATIONS, SYMBOLS AND U	NITS		14
4.	REQUIREMENTS				14
$\begin{array}{c} 4.1\\ 4.2\\ 4.2.1\\ 4.2.2\\ 4.2.3\\ 4.2.4\\ 4.2.5\\ 4.3\\ 4.3.1\\ 4.3.2\\ 4.4\\ 4.4.1\\ 4.4.2\\ 4.5\\ 4.5.1\\ 4.5.2\\ 4.5.3\\ 4.5.4\\ 4.6\\ 4.6.1\\ 4.6.2\\ 4.6.3\\ 4.5.4\\ 4.6\\ 4.6.1\\ 4.6.2\\ 4.6.3\\ 4.7\\ 4.7.1\\ 4.7.2\\ 4.7.3\\ 4.8\\ 4.8.1\\ 4.8.2\\ 4.8.3\\ 4.8.4\\ \end{array}$	Circuits for Electrical Me Burn-in Tests Parameter Drift Values Conditions for Power Bu Electrical Circuits for Po Environmental and Endu Electrical Measurements Electrical Measurements	In-process Controls oduction Tests Tests ation Tests reptance Tests its n umber s at Room Temperature s at Room Temperatures s at High and Low Temperatures easurements urn-in wer Burn-in urance Tests s on Completion of Environmental Tests s at Intermediate Points during Endurance s on Completion of Endurance Tests	Tests		14 14 14 14 14 15 15 15 15 15 15 15 15 15 15 15 15 16 16 16 16 16 16 16 16 16 16 16 16 16
4.8.5 4.8.6	Electrical Circuits for Operating Conditions for High Terr	perating Life Tests			30 30 30

· ...

	ESA/SCC Detail Specification No. 9203/046		PAGE ISSUE	4 2
--	--	--	---------------	--------

## TABLES

Page

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	17
	Electrical Measurements at Room Temperature, a.c. Parameters	19
3	Electrical Measurements at High and Low Temperatures	22
4	Parameter Drift Values	28
5	Conditions for Power Burn-in and Operating Life Test	28
6	Electrical Measurements on Completion of Environmental Tests and	31
	at Intermediate Points and on Completion of Endurance Tests	

## **FIGURES**

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	12
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	13
4	Circuits for Electrical Measurements	24
5	Electrical Circuit for Power Burn-in and Operating Life Test	29

# APPENDICES (Applicable to specific Manufacturers only)

'A' Agreed Deviations for Texas Instruments (F)

. ...



#### 1. <u>GENERAL</u>

#### 1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, bipolar, advanced low power Schottky, Dual, 4-Bit, D-Type Edge-Triggered Flip-Flop with 3-State Buffered Outputs, based on Types 54ALS874, 54ALS874A and 54ALS874B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 <u>FUNCTIONAL DIAGRAM</u> As per Figure 3(d).



Rev. 'A'

ISSUE 2

6

PAGE

#### TABLE 1(a) - TYPE VARIANTS

VARIANT	TYPE	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	54ALS874	FLAT	2(a)	D7
02	54ALS874	FLAT	2(a)	G4
03	54ALS874	CCP	2(b)	7
04	54ALS874	CCP	2(b)	4
05	54ALS874	DIL	2(c)	D7
06	54ALS874	DIL	2(c)	G4
07	54ALS874A	FLAT	2(a)	D7
08	54ALS874A	FLAT	2(a)	G4
09	54ALS874A	CCP	2(b)	7
10	54ALS874A	CCP	2(b)	4
11	54ALS874A	DIL	2(c)	D7
12	54ALS874A	DIL	2(c)	G4
13	54ALS874B	FLAT	2(a)	D7
14	54ALS874B	FLAT	2(a)	G4
15	54ALS874B	CCP	2(b)	7
16	54ALS874B	CCP	2(b)	4
17	54ALS874B	DIL	2(c)	D7
18	54ALS874B	DIL	2(c)	G4

#### TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V <sub>CC</sub>	– 0.5 to 7.0	V	-
2	Input Voltage	V <sub>IN</sub>	- 0.5 to 7.0	V	Note 1
3	Voltage Applied to Disabled 3-State Output	Vz	5.5	V	-
4	Device Dissipation Variants 01 to 06 Variants 07 to 12	PD	170.5 176	mWdc	Note 2
5	Operating Temperature Range	T <sub>op</sub>	– 55 to + 125	°C	-
6	Storage Temperature Range	T <sub>stg</sub>	- 65 to + 150	°C	-
7	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 265 + 245	°C	Note 3 Note 4

#### **NOTES**

1. Input Current limited to - 18mA.

- 2. Must withstand added  $\mathsf{P}_\mathsf{D}$  due to short circuit conditions (i.e.  $\mathsf{I}_\mathsf{OS})$  at 1 output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the package and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.



#### FIGURE 2 - PHYSICAL DIMENSIONS





...



### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(b) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



	mina	

SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTED
А	11.23	11.63	
В	10.31	11.63	
С	0.25	0.51	11
D	0.89	1.14	12
E	1.14	1.40	8
F ·	0.56	0.71	8
G	1.27 TYPICAL		5, 9
Н	1.63	2.54	

#### **NOTES:** See Page 10.



# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

## FIGURE 2(c) - DUAL-IN-LINE PACKAGE, 24 PIN



	MILLIM	MILLIMETRES	
SYMBOL	MIN	MAX	NOTES
А	-	5.08	
b	0.38	0.66	8
b1	-	1.78	8
с	0.20	0.44	8
D	31.50	32.51	4
. E	6.22	7.62	4
E1	7.37	8.13	4
е	2.54 TY	/PICAL	6, 9
F	1.27 T\	/PICAL	
Н	0.76	-	8
L	3.30	5.08	8
Q.	0.51	-	3
S	1.78	2.54	7
۵	0°	15°	10





#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(c) INCLUSIVE

- 1. Index area; a notch or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(b).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 22 spaces for flat and dual-in-line packages.

26 spaces for chip carrier packages.

- 10. Lead centre when  $\alpha$  is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.



#### FIGURE 3(a) - PIN ASSIGNMENT

#### DUAL-IN-LINE AND FLAT PACKAGE

#### CHIP CARRIER PACKAGE



TOP VIEW

TOP VIEW

#### FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

 FLAT PACKAGE AND
 1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24

 DUAL-IN-LINE PIN OUTS
 2
 3
 4
 5
 6
 7
 9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24

 CHIP CARRIER PIN OUTS
 2
 3
 4
 5
 6
 7
 9
 10
 11
 12
 13
 14
 16
 17
 18
 19
 20
 21
 23
 24
 25
 26
 27
 28



. ...

## FIGURE 3(b) - TRUTH TABLE

#### (EACH FLIP-FLOP)

	OUTPUT			
00	CLR	CLK	D	Q
L	L	Х	Х	L
L	н	Î	Н	н
L	н	ſ	L	L
L	н	L	Х	Q <sub>0</sub>
н	Х	Х	Х	Z

#### **NOTES**

1.  $Q_0$  = Level of Q before indicated steady-state input conditions were established.

2. Logic Level Definitions: L = Low Level, H = High Level, Z = High Impedance, X = Irrelevant.

3.  $\uparrow$  = Transition from Low to High Level.



## FIGURE 3(c) - CIRCUIT SCHEMATIC

#### TYPICAL OF OUTPUTS



EQUIVALENT OF EACH INPUT



#### FIGURE 3(d) - FUNCTIONAL DIAGRAM



1. Pin numbers shown are for flat and dual-in-line packages; for chip carrier pins, see Figure 3(a).



#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

## 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviation is used:-

- IOS/2 One half of the true output short circuit current.
- I<sub>OZH</sub> Off state, output current high.
- IOZL Off state, output current low.
- I<sub>CCZ</sub> Supply current, outputs disabled.

#### 4. **REQUIREMENTS**

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 Deviations from Final Production Tests (Chart II)

None.

#### 4.2.3 Deviations from Burn-in Tests (Chart III)

- (a) Para. 7.1.1(a), "High Temperature Reverse Bias" tests and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.

#### 4.2.4 Deviations from Qualification Tests (Chart IV)

None.



4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the flat package, 1.4 grammes for the chip carrier package and 5.0 grammes for the dual-in-line package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type '4' or Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No.23500. For chip carrier packages, the finish shall be either Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(b).



#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920304602B</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22±3 °C.

#### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0-5)$  °C and -55(+5-0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

#### 4.7.3 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



....

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 15	Input Current High Level 1	liH1	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 2.7V (Pins D/F 1-2-3-4-5-6-7-8- 9-10-11-13-14-23) (Pins C 2-3-4-5-6-7-9-10- 11-12-13-16-17-27)	-	20	μА
16 to 29	Input Current High Level 2 (Max. Input Voltage)	I <sub>IH2</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 7.0V (Pins D/F 1-2-3-4-5-6-7-8- 9-10-11-13-14-23) (Pins C 2-3-4-5-6-7-9-10- 11-12-13-16-17-27)	-	100	μА
30 to 43	Input Clamp Voltage	V <sub>IC</sub>	3008	4(b)	V <sub>CC</sub> = 4.5V, I <sub>IN</sub> = - 18mA Note 2 (Pins D/F 1-2-3-4-5-6-7-8- 9-10-11-13-14-23) (Pins C 2-3-4-5-6-7-9-10- 11-12-13-16-17-27)	-	- 1.5	V
44 to 57	Input Current Low Level	կլ_	3009	4(c)	$V_{CC} = 5.5V, V_{IL} = 0.4V$ (Pins D/F 1-2-3-4-5-6-7-8- 9-10-11-13-14-23) (Pins C 2-3-4-5-6-7-9-10- 11-12-13-16-17-27)	-	- 200	μА
58 to 65	Output Voltage Low Level	V <sub>OL</sub>	3007	4(d)	$V_{CC} = 4.5V, V_{IH} = 2.0V$ $V_{IL} = 0.7V, I_{OL} = 12mA$ (Pins D/F 15-16-17-18-19- 20-21-22) (Pins C 18-19-20-21-23- 24-25-26)	-	0.4	V
66 to 73	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$V_{CC} = 4.5V, V_{IH} = 2.0V$ $V_{IL} = 0.7V, I_{OH} = -1.0mA$ (Pins D/F 15-16-17-18-19- 20-21-22) (Pins C 18-19-20-21-23- 24-25-26)	2.4	-	V
74 to 81	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$V_{CC} = 4.5V, V_{IH} = 2.0V$ $V_{IL} = 0.7V, I_{OH} = -0.4mA$ (Pins D/F 15-16-17-18-19- 20-21-22) (Pins C 18-19-20-21-23- 24-25-26)	2.5	-	V



Rev. 'A'

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	UTANAUTENIS TIUS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
82 to 89	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4(e)	$\label{eq:V_CC} \begin{split} &V_{CC} = 5.5 \text{V}, \ V_{IH} = 2.0 \text{V} \\ &V_{IL} = 0.7 \text{V}, \ I_{OH} = -0.4 \text{mA} \\ &(\text{Pins D/F 15-16-17-18-19-} \\ &20\text{-}21\text{-}22) \\ &(\text{Pins C 18-19-20-21-23-24-} \\ &25\text{-}26) \end{split}$	3.5	-	V
90 to 97	One Half of the True Output Short Circuit Current	I <sub>OS/2</sub>	3011	4(f)	4(f) V <sub>CC</sub> = 5.5V, V <sub>OUT</sub> = 2.25V Note 3 Variants 01 to 06 Variants 07 to 18 (Pins D/F 15-16-17-18-19- 20-21-22) (Pins C 18-19-20-21-23-24- 25-26)		70 112	mA
98 to 105	Off State Output Current High Level Applied	lozн	-	4(g)	V <sub>CC</sub> = 5.5V, V <sub>OUT</sub> = 2.7V (Pins D/F 15-16-17-18-19- 20-21-22) (Pins C 18-19-20-21-23-24- 25-26)	-	20	μА
106 to 113	Off State Output Current Low Level Applied	lozl	-	4(g)	V <sub>CC</sub> = 5.5V, V <sub>OUT</sub> = 0.4V (Pins D/F 15-16-17-18-19- 20-21-22) (Pins C 18-19-20-21-23-24- 25-26)	-	-20	μΑ
114	Supply Current Outputs High	Іссн	3005	4(h)	V <sub>CC</sub> = 5.5V Note 4 (Pin D/F 24) (Pin C 28)	-	21	mA
115	Supply Current Outputs Low	lcc∟	3005	4(h)	$V_{CC} = 5.5V$ Note 4 Variants 01 to 06 Variants 07 to 18 (Pin D/F 24) (Pin C 28)	-	29 30	mA
116	Supply Current Outputs Disabled	lccz	3005	4(h)	$V_{CC} = 5.5V$ Note 4 Variants 01 to 06 Variants 07 to 18 (Pin D/F 24) (Pin C 28)	-	31 32	mA

NOTES: See Page 21.



PAGE 19

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	STD FIG. $C = CCP$		MIN	MAX	UNIT
117 to 132	Propagation Delay Low to High, from Clock to any Q	t₽LH1	3003	4(i)	$\begin{array}{c} V_{CC} = 4.5 \mbox{ and } 5.5V \\ C_L = 50 pF, \ R_1 = R_2 = 500\Omega \\ \hline Pins \ D/F & Pins \ C \\ 23 \ to \ 19 & 27 \ to \ 23 \\ 23 \ to \ 20 & 27 \ to \ 24 \\ 23 \ to \ 21 & 27 \ to \ 25 \\ 23 \ to \ 22 & 27 \ to \ 26 \\ 14 \ to \ 15 & 17 \ to \ 18 \\ 14 \ to \ 16 & 17 \ to \ 19 \\ 14 \ to \ 18 & 17 \ to \ 21 \end{array}$	4.0	15	ns
133 to 148	Propagation Delay High to Low, from Clock to any Q	tPHL1	3003	4(i)	$\begin{array}{c} V_{CC} = 4.5 \text{ and } 5.5V \\ C_L = 50pF, \ R_1 = R_2 = 500\Omega \\ \underline{Pins\ D/F} & \underline{Pins\ C} \\ 23 \text{ to } 19 & 27 \text{ to } 23 \\ 23 \text{ to } 20 & 27 \text{ to } 24 \\ 23 \text{ to } 21 & 27 \text{ to } 25 \\ 23 \text{ to } 22 & 27 \text{ to } 26 \\ 14 \text{ to } 15 & 17 \text{ to } 18 \\ 14 \text{ to } 16 & 17 \text{ to } 19 \\ 14 \text{ to } 17 & 17 \text{ to } 20 \\ 14 \text{ to } 18 & 17 \text{ to } 21 \end{array}$	4.0	15	ns
149 to 164	Propagation Delay High to Low, from CLR to any Q	tphl2	3003	4(i)	$\begin{array}{c} V_{CC} = 4.5 \mbox{ and } 5.5V \\ C_L = 50 pF, \ R_1 = R_2 = 500 \Omega \\ \hline Pins \ D/F & Pins \ C \\ \hline 1 \ to \ 19 & 2 \ to \ 23 \\ 1 \ to \ 20 & 2 \ to \ 24 \\ 1 \ to \ 21 & 2 \ to \ 25 \\ 1 \ to \ 22 & 2 \ to \ 26 \\ \hline 13 \ to \ 15 & 16 \ to \ 18 \\ \hline 13 \ to \ 17 & 16 \ to \ 21 \\ \hline 13 \ to \ 18 & 16 \ to \ 21 \end{array}$	6.0	22	ns
165 to 180	Output Enable Time to High Level from OC to any Q	tрzн	3003	4(i)	$\begin{array}{rrrr} V_{CC} = 4.5 \mbox{ and } 5.5V \\ C_L = 50 \mbox{pF}, \ R_1 = R_2 = 500 \Omega \\ \hline Pins \ D/F & Pins \ C \\ 2 \ to \ 19 & 3 \ to \ 23 \\ 2 \ to \ 20 & 3 \ to \ 24 \\ 2 \ to \ 21 & 3 \ to \ 25 \\ 2 \ to \ 22 & 3 \ to \ 26 \\ 11 \ to \ 15 & 13 \ to \ 18 \\ 11 \ to \ 16 & 13 \ to \ 19 \\ 11 \ to \ 17 & 13 \ to \ 20 \\ 11 \ to \ 18 & 13 \ to \ 21 \end{array}$	4.0	21	ns



PAGE 20

. ...

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD FIG.		D/F = DIP AND FP C = CCP) (NOTE 5)	MIN	MAX	UNIT
181 to 196	Output Enable Time to Low Level from OC to any Q	t₽ZL	3003	4(i)	$\begin{array}{c} V_{CC} = 4.5 \text{ and } 5.5V \\ C_L = 50 pF, \ R_1 = R_2 = 500 \Omega \\ \hline Pins \ D/F & Pins \ C \\ \hline 2 \ to \ 19 & 3 \ to \ 23 \\ 2 \ to \ 20 & 3 \ to \ 24 \\ 2 \ to \ 21 & 3 \ to \ 25 \\ 2 \ to \ 22 & 3 \ to \ 26 \\ \hline 11 \ to \ 15 & 13 \ to \ 18 \\ 11 \ to \ 16 & 13 \ to \ 19 \\ 11 \ to \ 17 & 13 \ to \ 20 \\ 11 \ to \ 18 & 13 \ to \ 21 \end{array}$	4.0	21	ns
197 to 212	Output Disable Time from High Level, from OC to any Q	tрнz	3003	4(i)	$\begin{array}{c} V_{CC} = 4.5 \text{ and } 5.5V \\ C_L = 50 pF, \ R_1 = R_2 = 500 \Omega \\ \hline Pins \ D/F \\ 2 \ to \ 19 \\ 3 \ to \ 23 \\ 2 \ to \ 20 \\ 3 \ to \ 24 \\ 2 \ to \ 21 \\ 3 \ to \ 25 \\ 2 \ to \ 22 \\ 3 \ to \ 26 \\ 11 \ to \ 15 \\ 13 \ to \ 18 \\ 11 \ to \ 16 \\ 13 \ to \ 19 \\ 11 \ to \ 17 \\ 13 \ to \ 20 \\ 11 \ to \ 18 \\ 13 \ to \ 21 \end{array}$	2.0	10	ns
213 to 228	Output Disable Time from Low Level, from OC to any Q	¢₽∟z	3003	4(i)	$\begin{array}{c} V_{CC} = 4.5 \text{ and } 5.5V \\ C_L = 50pF, \ R_1 = R_2 = 500\Omega \\ \hline \underline{Pins \ D/F} & \underline{Pins \ C} \\ 2 \text{ to } 19 & 3 \text{ to } 23 \\ 2 \text{ to } 20 & 3 \text{ to } 24 \\ 2 \text{ to } 21 & 3 \text{ to } 25 \\ 2 \text{ to } 22 & 3 \text{ to } 26 \\ 11 \text{ to } 15 & 13 \text{ to } 18 \\ 11 \text{ to } 16 & 13 \text{ to } 19 \\ 11 \text{ to } 17 & 13 \text{ to } 20 \\ 11 \text{ to } 18 & 13 \text{ to } 21 \end{array}$	3.0	15	ns
229 to 236	Maximum Clock Frequency	f <sub>max</sub>	-	4(i)	$V_{CC} = 4.5 \text{ and } 5.5V$ $C_L = 50 \text{pF}, R_1 = R_2 = 500\Omega$ Note 6 $\underline{\text{Pins D/F}}$ 23 to 22 27 to 26 23 to 19 27 to 23 14 to 18 17 to 21 14 to 15 17 to 18	25	-	MHz

NOTES: See Page 21.



## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONT 'D)

#### **NOTES**

1. Go-no-go test with  $V_{IL} = 0.3V$ ,  $V_{IH} = 3.0V$ , trip point 1.5V.

- 2. All inputs and outputs not under test shall be open.
- 3. No more than 1 output should be tested at a time.
- 4. For  $I_{CCH}$ : Output Control ( $\overline{OC}$ ) at  $V_{IL} = 0V$ .

Clear ( $\overline{CLR}$ ) and all D inputs at V<sub>IH</sub> = 4.5V.

Clock Input at transition from low to high.

- For  $I_{CCL}$ : Output Control ( $\overline{OC}$ ) and Clear ( $\overline{CLR}$ ) at  $V_{IL} = 0V$ .
- For  $I_{CCZ}$ : Output Control ( $\overline{OC}$ ) at  $V_{IH} = 4.5V$ .
- 5. This parameter shall be tested as a go-no-go on 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.
- 6. This parameter shall be tested as go-no-go on a 100% basis.



# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND - 55(+5-0) °C

	0		TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 15	Input Current High Level 1	liH1	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 2.7V (Pins D/F 1-2-3-4-5-6-7-8- 9-10-11-13-14-23) (Pins C 2-3-4-5-6-7-9-10- 11-12-13-16-17-27)	-	20	μA
16 to 29	Input Current High Level 2 (Max. Input Voltage)	I <sub>IH2</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 7.0V (Pins D/F 1-2-3-4-5-6-7-8- 9-10-11-13-14-23) (Pins C 2-3-4-5-6-7-9-10- 11-12-13-16-17-27)	-	100	μA
30 to 43	Input Clamp Voltage	V <sub>IC</sub>	3008	4(b)	V <sub>CC</sub> = 4.5V, I <sub>IN</sub> = - 18mA Note 2 (Pins D/F 1-2-3-4-5-6-7-8- 9-10-11-13-14-23) (Pins C 2-3-4-5-6-7-9-10- 11-12-13-16-17-27)	-	- 1.5	V
44 to 57	Input Current Low Level	Ι <sub>Ι</sub>	3009	4(c)	$V_{CC} = 5.5V, V_{IL} = 0.4V$ (Pins D/F 1-2-3-4-5-6-7-8- 9-10-11-13-14-23) (Pins C 2-3-4-5-6-7-9-10- 11-12-13-16-17-27)	-	- 200	μА
58 to 65	Output Voltage Low Level	V <sub>OL</sub>	3007	4(d)	$V_{CC} = 4.5V, V_{IH} = 2.0V$ $V_{IL} = 0.7V, I_{OL} = 12mA$ (Pins D/F 15-16-17-18-19- 20-21-22) (Pins C 18-19-20-21-23- 24-25-26)	-	0.4	V
66 to 73	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$V_{CC} = 4.5V, V_{IH} = 2.0V$ $V_{IL} = 0.7V, I_{OH} = -1.0mA$ (Pins D/F 15-16-17-18-19- 20-21-22) (Pins C 18-19-20-21-23- 24-25-26)	2.4	-	V
74 to 81	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$V_{CC} = 4.5V, V_{IH} = 2.0V$ $V_{IL} = 0.7V, I_{OH} = -0.4mA$ (Pins D/F 15-16-17-18-19- 20-21-22) (Pins C 18-19-20-21-23- 24-25-26)	2.5	-	V



ISSUE 2

PAGE 23

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.		OTMOOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
82 to 89	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4(e)	$\label{eq:V_CC} \begin{split} &V_{CC} = 5.5 \text{V}, \ V_{IH} = 2.0 \text{V} \\ &V_{IL} = 0.7 \text{V}, \ I_{OH} = -0.4 \text{mA} \\ &(\text{Pins D/F 15-16-17-18-19-} \\ &20\text{-}21\text{-}22) \\ &(\text{Pins C 18-19-20-21-23-24-} \\ &25\text{-}26) \end{split}$	3.5		V
90 to 97	One Half of the True Output Short Circuit Current	I <sub>OS/2</sub>	3011	4(f)	,		70 112	mA
98 to 105	Off State Output Current High Level Applied	Іогн	-	4(g)	V <sub>CC</sub> = 5.5V, V <sub>OUT</sub> = 2.7V (Pins D/F 15-16-17-18-19- 20-21-22) (Pins C 18-19-20-21-23-24- 25-26)	-	20	μΑ
106 to 113	Off State Output Current Low Level Applied	loz∟	-	4(g)	V <sub>CC</sub> = 5.5V, V <sub>OUT</sub> = 0.4V (Pins D/F 15-16-17-18-19- 20-21-22) (Pins C 18-19-20-21-23-24- 25-26)	-	-20	μΑ
114	Supply Current Outputs High	ІССН	3005	4(h)	V <sub>CC</sub> = 5.5V Note 4 (Pin D/F 24) (Pin C 28)	-	21	mA
115	Supply Current Outputs Low	ICC∟	3005	4(h)	$V_{CC} = 5.5V$ Note 4 Variants 01 to 06 Variants 07 to 18 (Pin D/F 24) (Pin C 28)	-	29 30	mA
116	Supply Current Outputs Disabled	lccz	3005	4(h)	$V_{CC} = 5.5V$ Note 4 Variants 01 to 06 Variants 07 to 18 (Pin D/F 24) (Pin C 28)	-	31 32	mA

NOTES: See Page 21.



## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

#### FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

#### FIGURE 4(b) - INPUT CLAMP VOLTAGE





#### **NOTES**

1. Each input to be tested separately.

#### NOTES

1. Each input to be tested separately.

#### FIGURE 4(c) - LOW LEVEL INPUT CURRENT



## NOTES

1. Each input to be tested separately.

#### FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE



#### **<u>NOTES</u>** 1. Output Control ( $\overline{OC}$ ) and Clear ( $\overline{CLR}$ ) at V<sub>IL</sub>.



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE







#### **NOTES**

- Output Control ( $\overline{OC}$ ) at V<sub>IL</sub>, Clear ( $\overline{CLR}$ ) at V<sub>IH</sub>. 1.
- 2. Clock input at transition low to high. Each Data input in turn at  $V_{\text{IH}}$  min. with all others at  $V_{\text{IL}}.$

FIGURE 4(g) - OFF STATE OUTPUT CURRENT

# NOTES

- 1. Output Control (OC) Grounded, Clear (CLR) at V<sub>IH</sub>.
- 2. Clock input at transition low to high. Each Data input in turn at 4.5V with all others Grounded.

#### FIGURE 4(h) - SUPPLY CURRENT



1. See Note 4 on Page 21.

#### NOTES

1. Output Control ( $\overline{OC}$ ) at V<sub>IH</sub> min.



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(i) - DYNAMIC TEST AND SWITCHING WAVEFORMS



#### **VOLTAGE WAVEFORMS - PROPAGATION DELAY TIMES**







#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(i) - DYNAMIC TEST AND SWITCHING WAVEFORMS (CONTINUED)

#### VOLTAGE WAVEFORMS - ENABLE AND DISABLE TIMES



#### NOTE 6

#### **NOTES**

- 1. The generator has the following characteristics:  $t_r = t_f = 2ns$ , PRR = 1MHz,  $Z_{out} = 50\Omega$ , Duty Cycle = 50%.
- 2. C<sub>L</sub> = 50pF ± 5% including scope probe, wiring and stray capacitance without package in test fixture.
- 3. Each flip-flop tested separately.
- 4.  $R_1 = R_2 = 500\Omega \pm 5\%$ .
- 5. For measurement of Propagation Times, Switch S1 is open.
- 6. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the Output Control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the Output Control.



PAGE 28

## TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2 to 15	Input Current High Level 1	<sup>1</sup> 1H1	As per Table 2	As per Table 2	±20 or (1) ±0.5	% µА
44 to 57	Input Current Low Level	l <sub>IL</sub>	As per Table 2	As per Table 2	<u>+</u> 10	μΑ
58 to 65	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	± 60	mV
66 to 73	Output Voltage High Level 1	V <sub>OH1</sub>	As per Table 2	As per Table 2	±200	mV
74 to 81	Output Voltage High Level 2	V <sub>OH2</sub>	As per Table 2	As per Table 2	± 200	mV
82 to 89	Output Voltage High Level 3	V <sub>OH3</sub>	As per Table 2	As per Table 2	± 200	mV

## **NOTES**

1. Whichever is greater referred to the initial value.

# TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0 – 5)	°C
2	Power Supply Voltage	V <sub>CC</sub>	+ 5( + 0.5 – 0)	V
3	Pulse Voltage	V <sub>GEN</sub>	0.5 max. to 3.0 min.	Vac
4	Frequency	f G1 G2	50 100 (See Note 1)	Hz
5	Fan-out	-	10	-
6	Rise Time	tr	50 max.	μs
7	Fall Time	t <sub>f</sub>	50 max.	μs
8	Duty Cycle	-	20 min.	%

### **NOTES**

1. Tolerance ±10%.



## FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



#### NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

2.  $R = 380\Omega$ .



#### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> <u>SPECIFICATION NO. 9000)</u>

#### 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb}$  = +22 ± 3 °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3 \text{ °C}$ .

#### 4.8.4 <u>Conditions for Operating Life Tests</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

#### 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be  $T_{amb}$  = +150(+0-5) °C.



#### TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHAN	GE LIMITS	UNIT
NO.	UNANAUTENISTICS	STMDUL	TEST METHOD	CONDITIONS	(Δ)	ABSOLUTE	UNIT
2 to 15	Input Current High Level 1	l <sub>iH1</sub>	As per Table 2	As per Table 2	± 1	-	μΑ
16 to 29	Input Current High Level 2 (Max. Input Voltage)	lih2	As per Table 2	As per Table 2	-	100	μΑ
44 to 57	Input Current Low Level	lıL1	As per Table 2	As per Table 2	±10	-	μΑ
58 to 65	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	± 60	-	mV
66 to 73	Output Voltage High Level 1	V <sub>OH1</sub>	As per Table 2	As per Table 2	±200	-	mV
74 to 81	Output Voltage High Level 2	V <sub>OH2</sub>	As per Table 2	As per Table 2	±200	-	mV
82 to 89	Output Voltage High Level 3	V <sub>OH3</sub>	As per Table 2	As per Table 2	±200	-	mV
114	Supply Current Outputs High	Іссн	As per Table 2	As per Table 2	±20	-	%
115	Supply Current Outputs Low	I <sub>CCL</sub>	As per Table 2	As per Table 2	±20	-	%
116	Supply Current Outputs Disabled	lccz	As per Table 2	As per Table 2	±20	-	%



## APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS					
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.					
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TI 50.42-3002.					
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TI 50.42-3002.					