

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,
BIPOLAR, ADVANCED LOW POWER SCHOTTKY,
OCTAL, D-TYPE, EDGE-TRIGGERED FLIP-FLOPS
WITH 3-STATE OUTPUTS,
BASED ON TYPE 54ALS576
ESCC Detail Specification No. 9203/056

# ISSUE 1 October 2002





#### **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 30

INTEGRATED CIRCUITS, SILICON MONOLITHIC,
BIPOLAR, ADVANCED LOW POWER SCHOTTKY,
OCTAL, D-TYPE, EDGE-TRIGGERED FLIP-FLOPS
WITH 3-STATE OUTPUTS,
BASED ON TYPE 54ALS576
ESA/SCC Detail Specification No. 9203/056



# space components coordination group

	Appr	Approved by	
Issue/Rev. Date	SCCG Chairman	ESA Director General or his Deputy	
February 1992	Tomores !	1. las	
June 1994	Pommers	tur lut	
	February 1992	Date SCCG Chairman February 1992	



Rev. 'A'

PAGE 2

ISSUE 2

# **DOCUMENTATION CHANGE NOTICE**

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		This Issue supersedes Issue 1 and incorporates all modifications defined Revision 'A' to Issue 1 and the following DCR's:- Cover Page DCN Table 1(a) : Lead Material and/or Finish amended : Variant 02 added and Figure references amended Figures 2 : Imperial dimensions and references deleted Figure 2(a) : New Figure 2(a) added and previous Figures 2(a) (b) renumbered "2(b)" and "(2c)" Figure 2(c) : In drawing, Note 6 corrected to "10" Notes to Figures : Title amended : Note 1, amended to read "Figure 2(b)" : Note 2, text amended : Note 9, text amended Figure 3(a) : DIL subtitle amended Para. 4.2.2 : Deviation deleted, "None." added Para. 4.2.4 : Deviation deleted, "None." added Para. 4.2.5 : Deviation deleted, "None." added Para. 4.3.2 : Flat package weight added Para. 4.4.2 : Paragraph amended  Para. 4.5.3 : "Type Variant, as applicable" amended to re Table 1(a) Para. 4.7.1 : Expanded to identify the stated temperature as Tar Table 2 : Note 4 corrected for I <sub>CCL</sub> Clock Para. 4.8 : Title expanded	None None 22881 22920 22881 22920 22881 22920 23456 22881 22920 22920 22920 22920 21048 22919 22919 22919 22920 22881/ 22920 22881/ 22920 23455
'A'	June '94	P1. Cover Page P2. DCN P14. Para. 4.3.2 : Weights amended	None None 221047



PAGE 3

ISSUE 2

# TABLE OF CONTENTS

		<u>Page</u>
1.	GENERAL	5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
2.	APPLICABLE DOCUMENTS	13
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	13
4.	REQUIREMENTS	13
٠.	NEGOTIEMENTO	10
4.1	General	13
4.2	Deviations from Generic Specification	13
4.2.1	Deviations from Special In-process Controls	13
4.2.2	Deviations from Final Production Tests	13
4.2.3	Deviations from Burn-in Tests	13
4.2.4	Deviations from Qualification Tests	13
4.2.5	Deviations from Lot Acceptance Tests	14
4.3	Mechanical Requirements	14
4.3.1	Dimension Check	14
4.3.2	Weight	14
4.4	Materials and Finishes	14
4.4.1	Case	14
4.4.2	Lead Material and Finish	14
4.5	Marking	14
4.5.1	General	14
4.5.2	Lead Identification	14
4.5.3	The SCC Component Number	15
4.5.4	Traceability Information	15
4.6	Electrical Measurements	15
4.6.1	Electrical Measurements at Room Temperature	15
4.6.2	Electrical Measurements at High and Low Temperatures	15
4.6.3	Circuits for Electrical Measurements	15
4.7	Burn-in Tests	15
4.7.1	Parameter Drift Values	15
4.7.2	Conditions for Power Burn-in	15
4.7.3	Electrical Circuits for Power Burn-in	15
4.8	Environmental and Endurance Tests	28
4.8.1	Electrical Measurements on Completion of Environmental Tests	28
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	28
4.8.3	Electrical Measurements on Completion of Endurance Tests	28
4.8.4	Conditions for Operating Life Tests	28
4.8.5	Electrical Circuits for Operating Life Tests	28
4.8.6	Conditions for High Temperature Storage Test	28



PAGE 4 ISSUE 2

TABL	<u>ES</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	16
	Electrical Measurements at Room Temperature, a.c. Parameters	18
3	Electrical Measurements at High and Low Temperatures	20
4	Parameter Drift Values	26
5	Conditions for Power Burn-in and Operating Life Test	26
6	Electrical Measurements on Completion of Environmental Tests and	29
	at Intermediate Points and on Completion of Endurance Tests	
FIGUI	RES	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	11
3(c)	Circuit Schematic	12
3(d)	Functional Diagram	12
4	Circuits for Electrical Measurements	22
5	Electrical Circuit for Power Burn-in and Operating Life Test	27
APPE	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for Texas Instruments (F)	30



PAGE

ISSUE 2

5

#### 1. **GENERAL**

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, bipolar, advanced low power Schottky, Octal, D-Type Edge Triggered Flip-Flop with 3-State Outputs, based on Type 54ALS576. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).



PAGE 6

ISSUE 2

#### **TABLE 1(a) - TYPE VARIANTS**

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
02	FLAT	2(a)	G4
03	CCP	2(b)	7
04	CCP	2(b)	4
05	DIL	2(c)	D7
06	DIL	2(c)	G4

#### **TABLE 1(b) - MAXIMUM RATINGS**

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V <sub>CC</sub>	-0.5 to 7.0	V	-
2	Input Voltage	V <sub>IN</sub>	-0.5 to 7.0	V	Note 1
3	Voltage Applied to a Disable 3-State Output	V <sub>Z</sub>	5.5	V	-
4	Device Dissipation	$P_{D}$	148.5	mWdc	Note 2
5	Operating Temperature Range	T <sub>op</sub>	55 to + 125	°C	-
6	Storage Temperature Range	T <sub>stg</sub>	65 to + 150	°C	-
7	Soldering Temperature For DIP For CCP	T <sub>sol</sub>	+ 265 + 245	°C	Note 3 Note 4

#### **NOTES**

- 1. Input Current limited to -18mA.
- 2. Must withstand added  $P_D$  due to short circuit conditions (i.e.  $I_{OS}$ ) at 1 output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the package and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE 7

ISSUE 2

#### FIGURE 2 - PHYSICAL DIMENSIONS

#### FIGURE 2(a) - FLAT PACKAGE



SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN	MAX	NOTES
Α	1.14	2.34	
b	0.38	0.56	8
С	0.08	0.23	8
D	-	12.95	4
E	6.60	7.65	
E1	8.15 TYPICAL		4
е	1.27 T	YPICAL	5, 9
L	6.35	9.40	8
L1	18.90	25.90	
Q ·	0.25	1.02	2
S	0.13	1.14	7




PAGE

ISSUE 2


8

#### FIGURE 2 - PHYSICAL DIMENSIONS

#### FIGURE 2(b) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



20 Terminal



SVMBOL	SYMBOL MILLIME		NOTES
STIVIBOL	MIN	MAX	NOTES
А	8.687	9.093	
В	7.798	9.093	
С	0.250	0.510	11
D	0.889	1.143	12
E	1.140	1.400	8
F.	0.559	0.712	8
G	1.27 TYPICAL		5, 9
Н	1.630	2.540	




PAGE

ISSUE 2

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(c) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN	MAX	NOTES
Α	-	5.08	
b	0.38	0.58	8
b1	0.76	1.78	8
С	0.203	0.356	8
D	23.62	24.76	
E	6.22	7.62	
E1	7.37	7.87	4
е	2.54 TYPICAL		6, 9
F	1.27 T\	/PICAL	
G	0.305	-	13
Н	0.76	-	14
L ·	3.30	5.08	
Q	0.51	2.03	3
S	0.38	1.27	7
α	0°	15°	10



PAGE 10

ISSUE 2

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(c) INCLUSIVE

- 1. Index area; a notch or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(b).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 18 spaces for flat and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centre when  $\alpha$  is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.
- 13. 4 Places.
- 14. 16 Places.




PAGE 11


ISSUE 2

#### FIGURE 3(a) - PIN ASSIGNMENT

#### **DUAL-IN-LINE AND FLAT PACKAGE**



#### CHIP CARRIER PACKAGE



**TOP VIEW** 

TOP VIEW

#### FIGURE 3(b) - TRUTH TABLE (EACH FLIP-FLOP)

INPUTS			OUTPUT
<u>oc</u>	CLOCK	D	Q
L	1	Н	L
L	1	L	Н
L	L	Х	$\overline{Q}_0$
Н	X	Х	Z

#### **NOTES**

- 1.  $Q_0$  = Level of Q before indicated steady-state input conditions were established.
- 2. Logic Level Definitions: L=Low Level, H=High Level, Z = High Impedance, X=Irrelevant.
- 3.  $\uparrow$  = Transition from Low to High Level.



PAGE 12


ISSUE 2

#### FIGURE 3(c) - CIRCUIT SCHEMATIC


#### **EQUIVALENT OF EACH INPUT**

# V<sub>CC</sub> 10kΩ

#### TYPICAL OF OUTPUTS



#### FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 13

ISSUE 2

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

 $I_{\mbox{\scriptsize OS/2}}\,$  - One half of the true output short circuit current.

 $I_{OZH}$  - Off state, output current high.  $I_{OZL}$  - Off state, output current low.

I<sub>CCZ</sub> - Supply current, outputs disabled.

#### 4. **REQUIREMENTS**

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

#### 4.2.1 <u>Deviations from Special In-process Controls</u>

None.

#### 4.2.2 Deviations from Final Production Tests (Chart II)

None.

#### 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

- (a) Para. 7.1.1(a), "High Temperature Reverse Bias" tests and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.

#### 4.2.4 Deviations from Qualification Tests (Chart IV)

None.



Rev. 'A'

PAGE 14

ISSUE

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.9 grammes for the flat package, 0.6 grammes for the chip carrier package and 3.2 grammes for the dual-in-line package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

#### 4.4.2 <u>Lead Material and Finish</u>

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type '4' or Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be either Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(b).



PAGE 15

ISSUE 2

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920305603B</u> I I
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C. as applicable)	

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0-5)$  °C and -55(+5-0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 <u>BURN-IN TESTS</u>

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb}$  = +22 ±3 °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

#### 4.7.3 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



PAGE 16

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	LINUT
NO.	CHARACTERISTICS	STIMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test	-	-	<b>3</b> (b)	Verify Truth Table with Load. Note 1	-	-	<u>.</u>
2 to 11	Input Current High Level 1	l <sub>IH1</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 2.7V (Pins 1-2-3-4-5-6-7-8-9-11)	1	20	μA
12 to 21	Input Current High Level 2 (Max. Input Voltage)	l <sub>IH2</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 7.0V (Pins 1-2-3-4-5-6-7-8-9-11)	-	100	μА
22 to 31	Input Clamp Voltage	V <sub>IC</sub>	3008	4(b)	$V_{CC}$ = 4.5V, $I_{IN}$ = $-$ 18mA Note 2 (Pins 1-2-3-4-5-6-7-8-9-11)	1	-1.5	V
32 to 41	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	V <sub>CC</sub> = 5.5V, V <sub>IL</sub> = 0.4V (Pins 1-2-3-4-5-6-7-8-9-11)	-	-200	μА
42 to 49	Output Voltage Low Level	V <sub>OL</sub>	3007	4(d)	$V_{CC}$ = 4.5V, $V_{IH}$ = 2.0V $V_{IL}$ = 0.7V, $I_{OL}$ = 12mA (Pins 12-13-14-15-16-17-18-19)	•	0.4	٧
50 to 57	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$V_{CC}$ = 4.5V, $V_{IL}$ = 0.7V, $I_{OH}$ = -1.0mA (Pins 12-13-14-15-16-17-18-19)	2.4	•	V
58 to 65	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$V_{CC}$ = 4.5V, $V_{IL}$ = 0.7V $I_{OH}$ = $-400\mu A$ (Pins 12-13-14-15-16-17-18-19)	2.5	-	V
66 to 73	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4(e)	$V_{CC}$ = 5.5V, $V_{IL}$ = 0.7V $I_{OH}$ = -400 $\mu$ A (Pins 12-13-14-15-16-17-18-19)	3.5	-	V
74 to 81	One Half of the True Output Short Circuit Current	I <sub>OS/2</sub>	3011	4(f)	V <sub>CC</sub> = 5.5V, V <sub>OUT</sub> = 2.25V Note 3 (Pins 12-13-14-15-16-17- 18-19)	<b>-15</b>	-70	mA
82 to 89	Off State Output Current High Level Applied	lozh	-	<b>4</b> (g)	V <sub>CC</sub> = 5.5V, V <sub>OUT</sub> = 2.7V (Pins 12-13-14-15-16-17- 18-19)	-	20	μА

PAGE 17

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	METHOD TEST	TEST CONDITIONS	LIMITS		UNIT
NO.	OFIANAOTENISTIOS	STWIDOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	ONIT
90 to 97	Off State Output Current Low Level Applied	l <sub>OZL</sub>	-	<b>4</b> (g)	V <sub>CC</sub> = 5.5V, V <sub>OUT</sub> = 0.4V (Pins 12-13-14-15-16-17- 18-19)	-	-20	μА
98	Supply Current Outputs High	Іссн	3005	4(h)	V <sub>CC</sub> = 5.5V Note 4 (Pin 20)	-	17	mA
99	Supply Current Outputs Low	ICCL	3005	4(h)	V <sub>CC</sub> = 5.5V Note 4 (Pin 20)	1	24	mA
100	Supply Current Outputs Disabled	lccz	3005	4(h)	V <sub>CC</sub> = 5.5V Note 4 (Pin 20)	-	27	mA



PAGE 18

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	LINUT
INO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 5)	MIN	MAX	UNIT
101 to 116	Propagation Delay Low to High from Clock to any Q	<sup>†</sup> PLH	3003	4(i)	$\begin{array}{c} \text{V}_{\text{CC}} = 4.5 \text{ and } 5.5 \text{V} \\ \text{C}_{\text{L}} = 50 \text{pF} \\ \text{R}_{1} = \text{R}_{2} = 500 \Omega \\ \hline \qquad \qquad$	4.0	15	ns
117 to 132	Propagation Delay High to Low from Clock to any Q	tpHL	3003	4(i)	$\begin{array}{c} \text{V}_{CC} = 4.5 \text{ and } 5.5 \text{V} \\ \text{C}_L = 50 \text{pF} \\ \text{R}_1 = \text{R}_2 = 500 \Omega \\ \hline & \underline{\text{Pins}} \\ \text{11 to } 12 & \text{11 to } 16 \\ \text{11 to } 13 & \text{11 to } 17 \\ \text{11 to } 14 & \text{11 to } 18 \\ \text{11 to } 15 & \text{11 to } 19 \\ \end{array}$	4.0	15	ns
133 to 148	Output Enable Time to High Level from OC to any Q	<sup>t</sup> PZH	3003	4(i)	$\begin{array}{c} \text{V}_{\text{CC}} = 4.5 \text{ and } 5.5 \text{V} \\ \text{C}_{\text{L}} = 50 \text{pF} \\ \text{R}_1 = \text{R}_2 = 500 \Omega \\ & \underline{\text{Pins}} \\ \text{1 to } 12 & \text{1 to } 16 \\ \text{1 to } 13 & \text{1 to } 17 \\ \text{1 to } 14 & \text{1 to } 18 \\ \text{1 to } 15 & \text{1 to } 19 \\ \end{array}$	4.0	21	ns
149 to 164	Output Enable Time to Low Level from OC to any Q	<sup>†</sup> PZL	3003	4(i)	$\begin{array}{c} V_{CC} = 4.5 \text{ and } 5.5V \\ C_L = 50 \text{pF} \\ R_1 = R_2 = 500 \Omega \\ & \underline{Pins} \\ 1 \text{ to } 12 & 1 \text{ to } 16 \\ 1 \text{ to } 13 & 1 \text{ to } 17 \\ 1 \text{ to } 14 & 1 \text{ to } 18 \\ 1 \text{ to } 15 & 1 \text{ to } 19 \\ \end{array}$	4.0	21	ns
165 to 180	Output Disable Time to High Level from OC to any Q	<sup>t</sup> PHZ	3003	4(i)	$\begin{array}{c} V_{CC} = 4.5 \text{ and } 5.5V \\ C_L = 50 \text{pF} \\ R_1 = R_2 = 500 \Omega \\ \underline{Pins} \\ 1 \text{ to } 12 \\ 1 \text{ to } 16 \\ 1 \text{ to } 13 \\ 1 \text{ to } 17 \\ 1 \text{ to } 14 \\ 1 \text{ to } 18 \\ 1 \text{ to } 15 \\ 1 \text{ to } 19 \\ \end{array}$	2.0	10	ns



PAGE 19

ISSUE 2

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO	NO. CHARACTERISTICS		TEST METHOD	I LEST PINIS LINIDE	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
NO.	CHANACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(NOTE 5)	MIN	MAX	ONIT
181 to 196	Output Disable Time to Low Level from OC to any Q	<sup>t</sup> PLZ	3003	4(i)	$\begin{array}{c} V_{CC} = 4.5 \text{ and } 5.5V \\ C_L = 50 pF \\ R_1 = R_2 = 500 \Omega \\ \underline{Pins} \\ 1 \text{ to } 12 \\ 1 \text{ to } 16 \\ 1 \text{ to } 13 \\ 1 \text{ to } 17 \\ 1 \text{ to } 14 \\ 1 \text{ to } 18 \\ 1 \text{ to } 15 \\ 1 \text{ to } 19 \\ \end{array}$	3.0	15	ns
197 to 198	Maximum Clock Frequency	f <sub>max</sub>	3003	4(i)	$V_{CC}$ = 4.5 and 5.5V $C_L$ = 50pF $R_1$ = $R_2$ = 500 $\Omega$ Note 6 (Pin 11)	25	-	MHz

#### **NOTES**

- 1. Go-no-go test with  $V_{IL} = 0.3V$ ,  $V_{IH} = 3.0V$ , trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than 1 output should be tested at a time.
- 4. For  $I_{CCH}$ : Output Control ( $\overline{OC}$ ) at  $V_{IL} = 0V$ .

All D Inputs at  $V_{IL} = 0V$ .

Clock Input at transition from low to high.

For  $I_{CCL}$ : Output Control ( $\overline{OC}$ ) at  $V_{IL} = 0V$ .

All D inputs at  $V_{IH} = 4.5V$ .

Clock Input at transition from low to high.

For  $I_{CCZ}$ : Output Control ( $\overline{OC}$ ) at  $V_{IH} = 4.5V$ .

- 5. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.
- 6. This parameter shall be tested as go-no-go on a 100% basis.



PAGE 20 ISSUE 2

## TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND -55(+5-0) °C

NO	CHARACTERISTICS	CYMPOL	TEST METHOD	TEST	TEST CONDITIONS	LIIV	IITS	LINIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	·	-
2 to 11	Input Current High Level 1	l <sub>IH1</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 2.7V (Pins 1-2-3-4-5-6-7-8-9-11)	-	20	μА
12 to 21	Input Current High Level 2 (Max. Input Voltage)	l <sub>IH2</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 7.0V (Pins 1-2-3-4-5-6-7-8-9-11)	-	100	μA
22 to 31	Input Clamp Voltage	V <sub>IC</sub>	3008	4(b)	$V_{CC}$ = 4.5V, $I_{IN}$ = $-$ 18mA Note 2 (Pins 1-2-3-4-5-6-7-8-9-11)	-	-1.5	V
32 to 41	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	V <sub>CC</sub> = 5.5V, V <sub>IL</sub> = 0.4V (Pins 1-2-3-4-5-6-7-8-9-11)	-	-200	μА
42 to 49	Output Voltage Low Level	V <sub>OL</sub>	3007	4(d)	$V_{CC}$ = 4.5V, $V_{IH}$ = 2.0V $V_{IL}$ = 0.7V, $I_{OL}$ = 12mA (Pins 12-13-14-15-16-17-18-19)	-	0.4	V
50 to 57	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$V_{CC}$ = 4.5V, $V_{IL}$ = 0.7V, $I_{OH}$ = -1.0mA (Pins 12-13-14-15-16-17-18-19)	2.4	-	V
58 to 65	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$V_{CC}$ = 4.5V, $V_{IL}$ = 0.7V $I_{OH}$ = -400 $\mu$ A (Pins 12-13-14-15-16-17-18-19)	2.5	-	V
66 to 73	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4(e)	$V_{CC}$ = 5.5V, $V_{IL}$ = 0.7V $I_{OH}$ = $-400\mu$ A (Pins 12-13-14-15-16-17-18-19)	3.5	-	٧
74 to 81	One Half of the True Output Short Circuit Current	I <sub>OS/2</sub>	3011	4(f)	V <sub>CC</sub> = 5.5V, V <sub>OUT</sub> = 2.25V Note 3 (Pins 12-13-14-15-16-17- 18-19)	<b>-15</b>	<b>-70</b>	mA
82 to 89	Off State Output Current High Level Applied	lozh	-	4(g)	V <sub>CC</sub> = 5.5V, V <sub>OUT</sub> = 2.7V (Pins 12-13-14-15-16-17- 18-19)	-	20	μА



PAGE 21

ISSUE 2

## TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND -55(+5-0) °C (CONT'D)

NO. CHA	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT
NO.	CHANACTERISTICS	STWIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
90 to 97	Off State Output Current Low Level Applied	l <sub>OZL</sub>	-	4(g)	V <sub>CC</sub> = 5.5V, V <sub>OUT</sub> = 0.4V (Pins 12-13-14-15-16-17- 18-19)	1	-20	μА
98	Supply Current Outputs High	Іссн	3005	4(h)	V <sub>CC</sub> = 5.5V Note 4 (Pin 20)		17	mA
99	Supply Current Outputs Low	ICCL	3005	4(h)	V <sub>CC</sub> = 5.5V Note 4 (Pin 20)	-	24	mA
100	Supply Current Outputs Disabled	I <sub>CCZ</sub>	3005	4(h)	V <sub>CC</sub> = 5.5V Note 4 (Pin 20)	-	27	mA




PAGE 22

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

#### FIGURE 4(a) - INPUT CURRENT HIGH LEVEL

#### FIGURE 4(b) - INPUT CLAMP VOLTAGE




#### **NOTES**

1. Each input to be tested separately.

#### **NOTES**

1. Each input to be tested separately.


#### FIGURE 4(c) - LOW LEVEL INPUT CURRENT



#### **NOTES**

1. Each input to be tested separately.

# FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE



#### **NOTES**

- 1. Output Control (OC) at V<sub>IL</sub>.
- 2. Clock Input at transition from Low to High.
- 3. Each Data Input in turn at  $V_{IH}$  with all others at  $V_{IL}$  min.




PAGE 23

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE

# FIGURE 4(f) - ONE HALF SHORT CIRCUIT OUTPUT CURRENT



#### **NOTES**


- 1. Output Control (OC) at V<sub>IL</sub>.
- 2. Clock Input at transition from Low to High.
- 3. Each Data Input in turn at  $V_{IL}$  min. with all others at  $V_{IH}$ .

#### **NOTES**

- 1. Output Control (OC) Grounded.
- 2. Clock Input at transition from Low to High.
- 3. Each Data Input in turn at Ground with all others at 4.5V.

#### FIGURE 4(g) - OFF STATE OUTPUT CURRENT

#### FIGURE 4(h) - SUPPLY CURRENT



#### **NOTES**

1. Output Control (OC) at V<sub>IH</sub> min.

#### **NOTES**


1. See Note 4 on Page 19.

PAGE 24


ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(i) - DYNAMIC TEST AND SWITCHING WAVEFORMS



#### **VOLTAGE WAVEFORMS - PROPAGATION DELAY TIMES**



**NOTES:** See Note 5 on Page 25.


PAGE 25

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(i) - DYNAMIC TEST AND SWITCHING WAVEFORMS (CONTINUED)

#### **VOLTAGE WAVEFORMS - ENABLE AND DISABLE TIMES**



#### **NOTES**

- 1. The generator has the following characteristics:  $t_f = t_f = 2$ ns, PRR = 1MHz,  $Z_{out} = 50\Omega$ , Duty Cycle = 50%.
- 2. C<sub>L</sub> = 50pF ±5% including scope probe, wiring and stray capacitance without package in test fixture.
- 3. Each flip-flop tested separately.
- 4.  $R_1 = R_2 = 500\Omega \pm 5\%$ .
- 5. For measurement of Propagation Times, Switch S1 is open.
- 6. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the Output Control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the Output Control.



PAGE 26 ISSUE 2

#### **TABLE 4 - PARAMETER DRIFT VALUES**

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2 to 11	Input Current High Level 1	l <sub>IH1</sub>	As per Table 2	As per Table 2	±20 or (1) ±0.5	% μ <b>A</b>
32 to 41	Input Current Low Level	IιL	As per Table 2	As per Table 2	± 10	μA
42 to 49	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	± 60	mV
50 to 57	Output Voltage High Level 1	V <sub>OH1</sub>	As per Table 2	As per Table 2	± 200	mV
58 to 65	Output Voltage High Level 2	V <sub>OH2</sub>	As per Table 2	As per Table 2	±200	mV
66 to 73	Output Voltage High Level 3	V <sub>OH3</sub>	As per Table 2	As per Table 2	±200	mV

#### **NOTES**

1. Whichever is greater referred to the initial value.

#### TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0 - 5)	°C
2	Power Supply Voltage	V <sub>CC</sub>	+5(+0.5-0)	V
3	Pulse Voltage	$V_{\sf GEN}$	0.5 max. to 3.0 min.	Vac
4	Frequency	f G1 G2 G3	100 50 25 (See Note 1)	Hz
5	Fan-out	-	10	-
6	Rise Time	t <sub>r</sub>	50 max.	μs
7	Fall Time	t <sub>f</sub>	50 max.	μs
8	Duty Cycle	-	20 min.	%


#### **NOTES**

1. Tolerance ± 10%.

PAGE 27

ISSUE 2

# FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



#### **NOTES**

1.  $R = 380\Omega$ .



PAGE 28

ISSUE 2

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb}$  = +22 ± 3 °C.

#### 4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be  $T_{amb}$  = +150(+0-5) °C.



PAGE 29

ISSUE 2

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHAN	UNIT	
140.	No. Of All Moterial 100		TEST METHOD	CONDITIONS	(Δ)	ABSOLUTE	CIVIT
2 to 11	Input Current High Level 1	I <sub>IH1</sub>	As per Table 2	As per Table 2	±1	-	μА
12 to 21	Input Current High Level 2 (Max. Input Voltage)	l <sub>IH2</sub>	As per Table 2	As per Table 2	1	100	μA
32 to 41	Input Current Low Level	Ι <sub>ΙL</sub>	As per Table 2	As per Table 2	± 10		μA
42 to 49	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	± 60	-	mV
50 to 57	Output Voltage High Level 1	V <sub>OH1</sub>	As per Table 2	As per Table 2	±200	-	mV
58 to 65	Output Voltage High Level 2	V <sub>OH2</sub>	As per Table 2	As per Table 2	±200	-	mV
66 to 73	Output Voltage High Level 3	V <sub>OH3</sub>	As per Table 2	As per Table 2	±200	-	mV
98	Supply Current Outputs High	Іссн	As per Table 2	As per Table 2	±20	<del>-</del>	%
99	Supply Current Outputs Low	ICCL	As per Table 2	As per Table 2	±20	-	%
100	Supply Current Outputs Disabled	I <sub>CCZ</sub>	As per Table 2	As per Table 2	±20	-	%



PAGE 30

ISSUE 2

# APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS				
Para. 4.2.1	canning Electron Microscope (SEM) Inspection may be performed using IF document TIF 3.61.610.001.				
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TI 50.42-3002.				
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TI 50.42-3002.				