

Page i

INTEGRATED CIRCUITS, MONOLITHIC, SILICON ON SAPPHIRE, CMOS ION COUNTER, BASED ON TYPE 11918 ESCC Detail Specification No. 9204/063

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 31

INTEGRATED CIRCUITS, MONOLITHIC, SILICON ON SAPPHIRE, CMOS ION COUNTER, BASED ON TYPE 11918

ESA/SCC Detail Specification No. 9204/063



space components coordination group

		Approved by			
Issue/Rev.	Date	SCCG Chairman ES	ESA Director General or his Deputy		
Issue 2	July 1993	Tomomens	Ltah		
Revision 'A'	January 1997	Sa (hill	Hom		



Rev. 'A'

PAGE 2 ISSUE 2

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		This issue supersedes Issue 1 and incorporates all modifications defined in the following DCRs:- Cover Page DCN Table 1(a) : Lead Material and Finish amended to "D2" Para. 4.2.2 : Paragraph amended Para. 4.2.3 : Paragraph amended Para. 4.2.4 : Deviation replaced by 'None' Para. 4.2.5 : Deviation replaced by 'None' Para. 4.4.1 : "Perform" amended to "Preform" Para. 4.4.2 : Type "7" amended to Type "2" Para. 4.7.1 : H.T.R.B. Burn-in alinea added Table 2 : No. 1, amended to "1A"	None None 221016 221016 221016 221016 22919 22919 221016
'A'	Jan '97	P1. Cover page : Page count amended P2. DCN P4. T of C : Appendix 'A' entry added P31. Appendix 'A' : Appendix added as new page	221373 None 221373 221373



PAGE 3

ISSUE 2

TABLE OF CONTENTS

4	CENEDAL CENEDAL		Page
1.	GENERAL		5 -
1.1 1.2	Scope		5
1.3	Component Type Variants Maximum Ratings		5
1.4	Parameter Derating Information		5 5
1.5	Physical Dimensions		5 5
1.6	Pin Assignment		5 5
1.7	Truth Table		5 5
1.8	Circuit Schematic		5
1.9	Functional Diagram		5
1.10	Handling Precautions		5
1.11	Input and Output Protection Networks		5
2.	APPLICABLE DOCUMENTS		11
3.	TERMS, DEFINITIONS, ABBREVATIONS, SYMBOLS AND UNITS		11
4.	REQUIREMENTS		11
4.1	General		
4.2	Deviations from Generic Specification		11 11
4.2.1	Deviations from Special In-process Controls		11
4.2.2	Deviations from Final Production Tests		11
4.2.3	Deviations from Burn-in Tests		11
4.2.4	Deviations from Qualification Tests		11
4.2.5	Deviations from Lot Acceptence Tests		11
4.3	Mechanical Requirements		12
4.3.1	Dimension Check		12
4.3.2	Weight		12
4.4	Materials and Finishes		12
4.4.1	Case		12
4.4.2	Lead material and Finish		12
4.5	Marking		12
4.5.1	General		12
4.5.2	Lead Identification		12
4.5.3	The SCC Component Number		12
4.5.4	Traceability Information		13
4.6	Electrical Measurements		13
4.6.1	Electrical Measurements at Room Temperature		13
4.6.2 4.6.3	Electrical Measurements at High and Low Temperatures Circuits for Electrical Measurements		13
4.6.3 4.7	Burn-in Tests		13
4.7.1	Parameter Drift Values		13
4.7.2	Conditions for Power Burn-in		13 13
4.7.3	Electrical Circuits for Power Burn-in		13
4.8	Environmental and Endurance Tests		27
4.8.1	Electrical Measurements on Completion of Environmental Tests		27
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests		27
4.8.3	Electrical Measurements on Completion of Endurance Tests		27
4.8.4	Conditions for Operating Life Tests		27
4.8.5	Electrical Circuits for Operating Life Tests		27
4.8.6	Conditions for High Temperature Storage Test		27
4.9	Total Dose Irradiation Testing		27
4.9.1	Application		27
4.9.2	Bias Conditions	<u></u>	27
4.9.3	Electrical Measurements		27



Rev. 'A'

PAGE 4 ISSUE 2

		<u>Page</u>
TABL	<u>ES</u>	
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2 ´	Electrical Measurements at Room Temperature - d.c. Parameters	14
	Electrical Measurements at Room Temperature - a.c. Parameters	17
3(a)	Electrical Measurements at High Temperature	18
3(b)	Electrical Measurements at Low Temperature	18
4	Parameter Drift values	24
5	Conditions for Power Burn-in and Operating Life Test	25
6	Electrical Measurements on Completion of Environmental Tests and at	28
	Intermediate Points and on Completion of Endurance Testing	
7	Electrical Measurements During and on Completion of Irradiation Testing	30
FIGUI	RES	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	8
3(b)	Truth Table	8
3(c)	Circuit Schematic	9
3(d)	Functional Diagram	9
3(e)	Input and Output Protection Networks	10
4	Circuits for Electrical Measurements	19
5	Electrical Circuit for Power Burn-in and Operating Life Test	26
6	Bias Conditions for Irradiation Testing	29
APPE	NDICES (Applicable to specific Manufacturers only)	
<u>'А'</u>	Agreed Deviations for MITEL (S)	31



PAGE

ISSUE 2

5

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a Monolithic, Silicon on Sapphire, CMOS Ion Counter, based on Type 11918. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (Figure 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These circuits are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipping, and any handling.

These components are categorised as Class 2 with a Minimum Critical Path Failure Voltage of 1500V.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



PAGE 6

ISSUE 2

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND FINISH
01	Flatpack	2	D2

TABLE 1(b) - MAXIMUM RATINGS

NO	CHARACTERISTICS	SYMBOL	MAXIMUM RATING	UNIT	REMARKS
1	Supply Voltage	V_{DD}	-0.5 to 7.0	V	
2	Input Voltage	V_{IN}	-0.5 to V _{DD} + 0.5	V	
3	DC Input Current	i _{IN}	± 20	mA	
4	DC Output Current	l _{OUT}	10	mA	Note 1
5	Device Dissipation (Continuous)	P _D	200	mWdc	
6	Output Dissipation	P _{DSO}	50	mWdc	Note 1
7	Operating Temperature Range	T _{op}	-55 to +125	°C	T _{amb}
8	Storage Temperature Range	T _{stg}	-65 to +150	°C	
9	Soldering Temperature	T _{sol}	+ 260	°C	Note 2

NOTES

- 1. Single output.
- 2. Duration 5 seconds maximum at a distance of not less than 1.0mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION


Not applicable.



PAGE 7

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS



SYMBOL	MILLIM	MILLIMETRES				
OTIVIDOL	MIN	MAX	NOTES			
Α	9.96	10.36				
С	6.22	6.48				
D	1.36	1.73				
Е	0.44	0.61	All leads			
F	1.19	1.35				
G	0.25	0.51	All leads			
Н	7.06	-	All leads			
L.	23.96	-				
M	0.11	0.18				
N	7.98	8.28				
Р	6.96	7.26				



PAGE

ISSUE 2

FIGURE 3(a) - PIN ASSIGNMENT




FIGURE 3(b) - TRUTH TABLE (EACH COUNTER)

Sin	ln	R _{clk}	PI	Mr	Cen	Test	Operation
Х	4	Х	L.	L	Н	L	Count
Х	Х	Х	Н	L	L	L	Shift register load
Х	Х	4	L	L	Х	L	Output next bit
Х	Х	Х	L	Н	L	L	Counter reset
Х	Х	Х	Н	Н	Х	L	Master reset
Х	Х	Х	Х	Х	Х	Н	Test mode

NOTES

1. Logic Level Definitions: L = Low Level, H = High Level, X = Don't Care, = Transition Low to High.

PAGE


ISSUE 2

9

FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable

FIGURE 3(d) - FUNCTIONAL DIAGRAM






PAGE 10

ISSUE 2

FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS





PAGE 11

ISSUE 2

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESA/SCC Generic Specification No 9000 for Integrated Circuits Monolithic.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

V_{HYS} = Hysteresis voltage

C_{IN} = Input capacitance

C_{OUT} = Output capacitance

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the component's reliability, are listed in the appendices attached to this specification.

4.2 DEVIATION FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

- (a) Para. 5.2.2, "Total Dose Irradiation Testing": Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, "Total Dose Irradiation Testing": Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

4.2.2 <u>Deviations from Final Production Tests (Chart III)</u>

- (a) Para. 4.4, "Marking": Shall be performed after Para. 9.3, Encapsulation.
- (b) Para. 9.12, "Radiographic Inspection": Shall be performed after Para. 9.8.1/Para. 9.8.2, Seal Test.

4.2.3 <u>Deviations from Burn-in Tests</u> (Chart III)

(a) Para. 9.12, "Radiographic Inspection": Shall not be performed.

4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.



PAGE 12

ISSUE 2

4.3 <u>MECHANICAL REQUIREMENTS</u>

4.3.1 Dimension check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuit specified herein shall be 0.85 grammes.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a ceramic body, and the lids shall be welded, brazed, or preform soldered.

4.4.2 Lead Material and Finish

The material shall be Type 'D' with Type '2' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- a) Lead Identification.
- b) The SCC Component Number.
- c) Traceability Information.

4.5.2 Lead Identification

An index will be located at the top of the package in the position defined in note 1 to Figure 2. The pin numbering must be read with the index on the left hand side.

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:-

	<u>920406301BF</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	
Total Dose Irradiation Level (if applicable)	



PAGE 13

ISSUE 2

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0.5)$ °C and -55(+5.0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) Burn-in.

4.7.2 Conditions for Power Burn-in

The requirements for Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for Power Burn-in shall be as specified in Table 5 of this specification.

4.7.3 Electrical Circuits for Power Burn-in

Circuits for use in performing the Power Burn-in test are shown in Figure 5 of this specification.



PAGE 14

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO	CHARACTERISTICS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	LINUT
NO	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG	(PINS UNDER TEST)	MIN	MAX	UNIT
1A	Functional Test	-	-	4(a) 4(i)	C_L = 100pF, R_L = 1.0M Ω V_{IL} = 0.8V, V_{IH} = 4.2V V_{DD} = 5.25V, V_{SS} = 0V Note 1	-	-	
1B	Functional Test	-	-	4(a) 4(i)	C_L = 100pF, R_L = 1.0M Ω V_{IL} = 0.8V, V_{IH} = 4.2V V_{DD} = 4.75V, V_{SS} = 0V Note 1	-	-	
2	Quiescent Current	l _{DD}	1	4(b)	All inputs Grounded $V_{DD} = 5.25V$, $V_{SS} = 0V$ (Pin 4)	ı	20	μA
3 to 22	Input Current Low Level	₽	3009	4(c)	V_{IN} (Input under Test) = 0V V_{IN} (Remaining Inputs) = 5.25V V_{DD} = 5.25V, V_{SS} = 0V (Pins 1-2-3-5-6-7-8-9-10-11-13-14-15-17-18-19-20-21-22-23)	•	50	nA
23 to 42	Input Current High Level	ΊΗ	3010	4(d)	V _{IN} (Input under Test) = 5.25V V _{IN} (Remaining Inputs) = 0V V _{DD} = 5.25V, V _{SS} = 0V (Pins 1-2-3-5-6-7-8-9-10- 11-13-14-15-17-18-19-20- 21-22-23)	•	50	nΑ
43 to 44	Output Voltage Low Level	V _{OL}	3007	4(e)	V_{IN} = 3.15V, I_{OL} = 4.0mA V_{DD} = 4.75V, V_{SS} = 0V (Pins 12-24)	-	0.4	V
45 to 46	Output Voltage High Level	V _{OH}	3006	4(f)	V_{IN} = 3.15V, I_{OH} = -4.0mA V_{DD} = 4.75V, V_{SS} = 0V (Pins 12-24)	2.8	-	V
47 to 48	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL}	-	4(a) 4(i)	V_{IL} = 0.4V, V_{IH} = 2.8V V_{DD} = 4.75V, V_{SS} = 0V Note 2 (Pins 12-24)	-	1.0	V
49 to 50	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH}	-	4(a) 4(i)	$V_{IL} = 0.4V, V_{IH} = 2.8V$ $V_{DD} = 5.25V, V_{SS} = 0V$ Note 2 (Pins 12-24)	4.0	-	V
51 to 60	Threshold Voltage N-Channel 1	V _{THN1}	-	4(g)	V_{IN} = Ramped Test Points A and B = V_{DD} V_{DD} = 4.75V, V_{SS} = 0V Note 3 (Pins 12-24)	-	3.6	V

PAGE 15

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
NO	CHARACTERISTICS	STVIBOL	MIL-STD 883	FIG	(PINS UNDER TEST)	MIN	MAX	OINIT
61 to 70	Threshold Voltage N-Channel 2	V _{THN2}	-	4(g)	V_{IN} = Ramped Test Points A and B = V_{DD} V_{DD} = 5.25V, V_{SS} = 0V Note 3 (Pins 12-24)	-	4.1	V
71 to 80	Threshold Voltage P-Channel 1	V _{THP1}	•	4(g)	V_{IN} = Ramped Test Points A and B = V_{DD} V_{DD} = 4.75, V_{SS} = 0V Note 3 (Pins 12-24)	1.0	1	V
81 to 90	Threshold Voltage P-Channel 2	V _{THP2}	-	4(g)	V_{IN} = Ramped Test Points A and B = V_{DD} V_{DD} = 5.25, V_{SS} = 0V Note 3 (Pins 12-24)	1.0	-	V
91 to 110	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(h)	$I_{\rm IN}$ (Under Test) = -50mA $V_{\rm DD}$ = Open, $V_{\rm SS}$ = 0V All Other Pins Open Note 4 (Pins 1-2-3-5-6-7-8-9-10- 11-13-14-15-17-18-19-20- 21-22-23)	-	-3.0	V
111 to 130	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(h)	$I_{\rm IN}$ (Under Test) = 50mA $V_{\rm DD}$ = 0V, $V_{\rm SS}$ = Open All Other Pins Open Note 4 (Pins 1-2-3-5-6-7-8-9-10- 11-13-14-15-17-18-19-20- 21-22-23)	-	3.0	V

PAGE 16

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
NO	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG	(PINS UNDER TEST)	MIN	MAX	UNIT
131 to	Supply Current	l _{DDop}	-	4(a) 4(i)	C = 10MHz SR = 1.0MHz	-	6.0	mA
136			:		C = 10MHz SR = 100kHz		2.7	
					C = 10MHz SR = 10kHz	-	2.4	
					C = 1.0MHz SR = 1.0MHz	-	3.8	
					C = 1.0MHz SR = 100kHz	-	0.60	
					C = 1.0MHz SR = 10kHz	ı	0.30	
			:		V _{DD} = 5.25V, V _{SS} = 0V Note 5 (Pin 4)			
137 to 138	Hysteresis	V _{HYS}	-	4(a) 4(i)	V _{DD} = 4.75V, V _{SS} = 0V Note 6 (Pins 12-24)	0.5	3.0	V
139 to 140	Hysteresis	V _{HYS}	-	4(a) 4(i)	V _{DD} = 5.25V, V _{SS} = 0V Note 6 (Pins 12-24)	0.5	3.0	V



PAGE 17

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO	CHARACTERISTICS	TEST TEST CONDITIONS ERISTICS SYMBOL MILETRO TEST TEST CONDITIONS		LIM	ITS	UNIT		
INO	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG	(PINS UNDER TEST)	MIN	MAX	UNIT
141 to 160	Input Capacitance	C _{in}	-	<u>-</u>	V _{DD} = V _{SS} = 0V Note 7 (Pins 1-2-3-5-6-7-8-9-10- 11-13-14-15-17-18-19-20- 21-22-23)	-	1.0	pF
161 to 162	Output Capacitance	C _{out}	-	*	V _{DD} = V _{SS} = 0V Note 7 (Pins 12-24)	1	5.0	pF
163 to 164	Propagation Delay Low to High R _{clk} to S _{out}	tPLH1	1	4(a) 4(i)	V _{DD} = 4.75V, V _{SS} = 0V Notes 8 and 9 Pins 1 to 24 18 to 12	•	100	ns
165 to 166	Propagation Delay High to Low R _{clk} to S _{out}	tPHL1	1	4(a) 4(i)	V _{DD} = 4.75V, V _{SS} = 0V Notes 8 and 9 Pins 1 to 24 18 to 12	1	100	ns
167 to 168	Propagation Delay Low to High P _I to S _{out}	tPLH2	-	4(a) 4(i)	V _{DD} = 4.75V, V _{SS} = 0V Notes 8 and 9 Pins 2 to 24 17 to 12	•	100	ns
169 to 170	Propagation Delay High to Low P _I to S _{out}	t _{PHL2}	-	4(a) 4(i)	V _{DD} = 4.75V, V _{SS} = 0V Notes 8 and 9 Pins 2 to 24 17 to 12	-	100	ns

NOTES

- 1. Includes set up and hold timing tests.
- 2. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- 3. Pins 8, 9, 10, 11, 13 measured on Pin 12. Pins 6, 20, 21, 22, 23 measured on Pin 24. V_{IN} is ramped by steps until a change in output state occurs. This is repeated twice, the second time with finer steps to ensure accuracy.
- 4. Measurements to be performed on 100% basis go-no-go.
- 5. C = Counter frequency, SR = Read clock frequency.
- 6. Hysterisis shall be performed only during Qualification and Maintenance of Qualification.



PAGE 18

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	ST TEST CONDITIONS		LIMITS	
NO	OHARAOTERIOTIOS	STIVIBOL	MIL-STD 883	FIG	(PINS UNDER TEST)	MIN	MAX	UNIT
1A	Functional Test	-	-	4(a) 4(i)	C_L = 100pF, R_L = 1.0M Ω V_{IL} = 0.8V, V_{IH} = 4.2V V_{DD} = 5.25V, V_{SS} = 0V Note 1	1	-	
1B	Functional Test	-	-	4(a) 4(i)	C_L = 100pF, R_L = 1.0M Ω V_{IL} = 0.8V, V_{IH} = 4.2V V_{DD} = 4.75V, V_{SS} = 0V Note 1	•	-	
2	Quiescent Current	I _{DD}	-	4(b)	All inputs Grounded $V_{DD} = 5.25V$, $V_{SS} = 0V$ (Pin 4)	-	300	μА
131	Supply Current	I _{DDop}	-	4(a) 4(i)	C = 10MHz, SR = 1.0MHz V_{DD} = 5.25V, V_{SS} = 0V Note 5 (Pin 4)	-	6.5	mA

NOTES: See Page 17.

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		
140	OHA IAO I ENIONO	OTWIDOL	MIL-STD 883	FIG	(PINS UNDER TEST)	MIN	MAX	UNIT
1A	Functional Test	-	-	4(a) 4(i)	$C_L = 100 pF, R_L = 1.0 M\Omega$ $V_{IL} = 0.8 V, V_{IH} = 4.2 V$ $V_{DD} = 5.25 V, V_{SS} = 0 V$ Note 1	•	-	
1B	Functional Test	-	-	4(a) 4(i)	$C_L = 100 pF, R_L = 1.0 M\Omega$ $V_{IL} = 0.8 V, V_{IH} = 4.2 V$ $V_{DD} = 4.75 V, V_{SS} = 0 V$ Note 1	•	<u>.</u>	
2	Quiescent Current	l _{DD}	-	4(b)	All inputs Grounded $V_{DD} = 5.25V$, $V_{SS} = 0V$ (Pin 4)	-	20	μА
131	Supply Current	I _{DDop}	-	4(a) 4(i)	C = 10MHz, SR = 1.0MHz V_{DD} = 5.25V, V_{SS} = 0V Note 5 (Pin 4)	_	6.5	mA




PAGE 19

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST



NOTES 1. $V_{IN} = V_{IL(max)}$ and/or $V_{IH(min)}$ as per Truth Table.

FIGURE 4(b) - QUIESCENT CURRENT





FIGURE 4(c) - INPUT CURRENT LOW LEVEL



NOTES 1. Each input to be tested separately.




PAGE 20

ISSUE 2


FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(d) - INPUT CURRENT HIGH LEVEL




NOTES 1. Each input to be tested separately.

FIGURE 4(e) - OUTPUT VOLTAGE LOW LEVEL



NOTES 1. $V_{IN} = V_{IL(max)}$ and/or $V_{IH(min)}$ as per Truth Table to give V_{OL} . 2. Each output to be tested separately.

FIGURE 4(f) - OUTPUT VOLTAGE HIGH LEVEL




NOTES 1. $V_{IN} = V_{IL(max)}$ and/or $V_{IH(min)}$ as per Truth Table to give V_{OH} . 2. Each output to be tested separately.

PAGE 21

ISSUE 2


FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - THRESHOLD VOLTAGE



NOTES 1. For test method, see Note 3 to Table 2.

FIGURE 4(h) - INPUT CLAMP VOLTAGE




NOTES 1. Each input to be tested separately.

PAGE 22

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - VOLTAGE WAVEFORMS



NOTES

1. The values for the parameters defined in the figure are given in the table on the next page.

PAGE 23

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - VOLTAGE WAVEFORMS (CONTINUED)

TIME	SYMBOL	MIN	MAX	UNIT
Rise Time	t _r	<u>.</u>	1.0	μs
Fall Time	t _f		1.0	μs
Pulse Width In 1-8	t _{win}	50	-	ns
Period In 1-8	t _{pln}	100	-	ns
Pulse Width Cen	t _{wCen}	4.0	-	μs
C _{en} low to P _i high	t _{Pl}	1.0	-	μs
Pulse Width P _I	t _{wPl}	1.0	-	μs
P _i low to M _r high	t _{Mr}	1.0	-	μs
Pulse Width M _r	t _{wMr}	1.0	-	μs
M _r low to C _{en} high	t _{Cen}	0	55	ns
P _I low to R _{clk} high	t _{Rclk}	1.0	•	μs
Pulse Width R _{clk}	t _{wRclk}	500		ns
Period R _{clk}	t _{pRclk}	1.0	•	μs
Setup S _{in} to R _{clk}	t _{Sin}	100	-	ns
Hold S _{in} to R _{clk} low	t _{shold}	100	-	ns



PAGE 24

ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

NO	CHARACTERISTICS	SYMBOL	SPEC AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 10	μ A
3 to 22	Input Current Low Level	Ę	As per Table 2	As per Table 2	± 25	nA
23 to 42	Input Current High Level	l _{IL}	As per Table 2	As per Table 2	± 25	nA
43 to 44	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 0.2	V
45 to 46	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 0.9	V

PAGE 25

ISSUE 2

TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins 12-24)	V _{OUT}	Note 2	-
3	Inputs - (Pins 1-8-9-10-11-18-20-21-22-23)	V _{IN}	V _{GEN1}	Vac
4	Inputs - (Pins 7-19)	V _{IN}	V _{GEN2}	Vac
5	Inputs - (Pins 6-13)	V _{IN}	V_{DD}	V
6	Inputs - (Pins 2-3-5-14-15-17)	V _{IN}	Ground	V
7	Pulse Voltage	$V_{\sf GEN}$	0 to V _{DD}	Vac
8	Pulse Frequency Square Wave	f _{GEN1} f _{GEN2}	1.0 0.5 50% Duty Cycle	MHz
9	Positive Supply Voltage (Pin 4)	V_{DD}	5.0	V
10	Negative Supply Voltage (Pin 16)	V _{SS}	Ground	V
11	Duration	t	72	Hrs

NOTES


- 1. Input Load = Protection Resistor = $R = 4.7k\Omega$.
- 2. Output Load = $R_L = 1.0 M\Omega$ and $C_L = 100 pF$.



PAGE 26

ISSUE 2

FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST





PAGE 27

ISSUE 2

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance testing are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5 of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 Electrical Measurements

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



PAGE 28

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSOLUTE		UNIT
100	ONA MOTERIO 1100	OTWIDOL	TEST METHOD	CONDITION	(Δ)	MIN	MAX	ONT
1A	Functional Test	-	As per Table 2	As per Table 2	· · · · · <u>-</u>	-	-	_
1B	Functional Test	-	As per Table 2	As per Table 2	-		-	-
2	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 10	-	20	μΑ
3 to 22	Input Current Low Level	L _L	As per Table 2	As per Table 2	± 25	-	50	nA
23 to 42	Input Current High Level	I _{IH}	As per Table 2	As per Table 2	± 25	-	50	nA
43 to 44	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 0.2	-	0.4	V
45 to 46	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 0.9	2.8	-	V
47 to 48	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL}	As per Table 2	As per Table 2	-	-	1.0	V
49 to 50	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH}	As per Table 2	As per Table 2	-	4.0	-	V
51 to 60	Threshold Voltage N-Channel 1	V _{THN1}	As per Table 2	As per Table 2	-	-	3.6	V
61 to 70	Threshold Voltage N-Channel 2	V _{THN2}	As per Table 2	As per Table 2	-	-	4.1	V
71 to 80	Threshold Voltage P-Channel 1	V _{THP1}	As per Table 2	As per Table 2	-	1.0	-	V
81 to 90	Threshold Voltage P-Channel 2	V _{THP2}	As per Table 2	As per Table 2	-	1.0	-	V



PAGE 29


ISSUE 2

FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING

NO	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Outputs - (Pins 12-24)	V _{OUT}	Note 2	-
2	Inputs - (Pins 1-8-9-10-11-18-20-21-22-23)	V _{IN}	V _{GEN1}	Vac
3	Inputs - (Pins 7-19)	V _{IN}	V_{GEN2}	Vac
4	Inputs - (Pins 6-13)	V _{IN}	V_{GEN3}	Vac
5	Inputs - (Pins 2-3-5-14-15-17)	V _{IN}	Ground	V
6	Pulse Voltage	V _{GEN}	0 to V _{DD}	Vac
7	Pulse Frequency Square Wave	fGEN1 fGEN2 fGEN3	1.0 0.5 0.05 50% Duty Cycle	MHz
8	Positive Supply Voltage (Pin 4)	V _{DD}	5.0 (±0.5)	V
9	Negative Supply Voltage (Pin 16)	V _{SS}	Ground	V

NOTES

- 1. Input Load = Protection Resistor = $R = 4.7k\Omega$.
- 2. Output Load = R_L = 1.0M $\!\Omega$ and C_L = 100pF.





PAGE 30 ISSUE 2

TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSO	LUTE	UNIT
NO	CHARACTERISTICS	STNIBOL	TEST METHOD	CONDITION	(Δ)	MIN	MAX	UNIT
1A	Functional Test		As per Table 2	As per Table 2	. ·	-	-	-
1B	Functional Test	-	As per Table 2	As per Table 2	**	-	ı	-
2	Quiescent Current	I _{DD}	As per Table 2	As per Table 2		-	300	μΑ
3 to 22	Input Current Low Level	I _{IL}	As per Table 2	As per Table 2	-		450	nA
23 to 42	Input Current High Level	JIH	As per Table 2	As per Table 2	-	1	450	nA
43 to 44	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	ŧ	0.4	V
45 to 46	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	2.8	-	V
51 to 60	Threshold Voltage N-Channel 1	V _{THN1}	As per Table 2	As per Table 2	± 0.7	-	-	V
61 to 70	Threshold Voltage N-Channel 2	V _{THN2}	As per Table 2	As per Table 2	± 0.7	-	ı	V
71 to 80	Threshold Voltage P-Channel 1	V _{THP1}	As per Table 2	As per Table 2	± 0.7	-	-	V
81 to 90	Threshold Voltage P-Channel 2	V _{THP2}	As per Table 2	As per Table 2	± 0.7	-	-	V



Rev. 'A'

PAGE 31

ISSUE 2

Page 1 of 1

APPENDIX 'A'

AGREED DEVIATIONS FOR MITEL (S)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.3	(a) Para. 9.9.2, Electrical Measurements at High and Low Temperatures: May be performed after Paras. 9.8.1 and 9.8.2, Seal Test.