

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,
CMOS SILICON GATE, STATIC, 64K (8192 x 8 BIT)
ASYNCHRONOUS RANDOM ACCESS MEMORY
WITH 3-STATE OUTPUTS,
BASED ON TYPE HM65664
ESCC Detail Specification No. 9301/029

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 51

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS SILICON GATE, STATIC, 64K (8192 x 8 BIT)

ASYNCHRONOUS RANDOM ACCESS MEMORY

WITH 3-STATE OUTPUTS,

BASED ON TYPE HM65664



ESA/SCC Detail Specification No. 9301/029

space components coordination group

		Approved by		
Issue/Rev.	Date	SCCG Chairman	ESA Director Genera	
Issue 1	March 1993	Pomomens	t. lab	



PAGE 2

ISSUE 1

DOCUMENTATION CHANGE NOTICE

		1		
Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
:				



PAGE 3

ISSUE 1

TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1 1.2	Scope Component Type Variants	5 5
1.3	Maximum Ratings	5 5
1.4	Parameter Derating Information	5
1.5 1.6	Physical Dimensions Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	17
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	17
4.	REQUIREMENTS	18
4.1	General	18
4.2	Deviations from Generic Specification	18
4.2.1	Deviations from Special In-process Controls	18
4.2.2	Deviations from Final Production Tests	18
4.2.3	Deviations from Burn-in Tests	18
4.2.4	Deviations from Qualification Tests	18 18
4.2.5	Deviations from Lot Acceptance Tests	18
4.3	Mechanical Requirements	18
4.3.1 4.3.2	Dimension Check Weight	18
4.3.2 4.4	Materials and Finishes	18
4.4.1	Case	19
4.4.2	Lead Material and Finish	19
4.5	Marking	19
4.5.1	General	19
4.5.2	Lead Identification	19
4.5.3	The SCC Component Number	19
4.5.4	Traceability Information	19 20
4.6	Electrical Measurements	20
4.6.1	Electrical Measurements at Room Temperature Electrical Measurements at High and Low Temperatures	20
4.6.2 4.6.3	Circuits for Electrical Measurements	20
4.6.3 4.7	Burn-in Tests	20
4.7.1	Parameter Drift Values	20
4.7.2	Conditions for Power Burn-in	20
4.7.3	Electrical Circuits for Power Burn-in	20
4.8	Environmental and Endurance Tests	43
4.8.1	Electrical Measurements on Completion of Environmental Tests	43
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	43
4.8.3	Electrical Measurements on Completion of Endurance Tests	43 43
4.8.4	Conditions for Operating Life Tests	43
4.8.5	Electrical Circuits for Operating Life Tests Conditions for High Temperature Storage Test	43
4.8.6	Conditions for Fight Temporature Clorage Tool	



PAGE 4

		Page
4.9	Total Dose Irradiation Testing	43
4.9.1	Application	43 43
4.9.2	Bias Conditions	43
4.9.3	Electrical Measurements	43
TABLE	<u>es</u>	
1(a)	Type Variants	6
1(b)	Maximum Ratings	7
2	Electrical Measurements at Room Temperature - d.c. Parameters	21
	Electrical Measurements at Room Temperature - a.c. Parameters	24
3	Electrical Measurements at High and Low Temperatures - d.c. Parameters	29
	Electrical Measurements at High and Low Temperatures - a.c. Parameters	32
4	Parameter Drift Values	40
5	Conditions for Power Burn-in and Operating Life Test	41
6	Electrical Measurements at Intermediate Points and on Completion of	44
	Endurance Testing	47
7	Electrical Measurements During and on Completion of Irradiation Testing	47
FIGUE	<u>res</u>	
1	Not applicable	N/A
2	Physical Dimensions	8
3(a)	Pin Assignment	13
3(b)	Truth Table	14
3(c)	Circuit Schematic	16
3(d)	Functional Diagram	16
3(e)	Input Protection Network	16
4	Circuits for Electrical Measurements	35
5	Electrical Circuit for Power Burn-in and Operating Life Test	42
6	Bias Conditions for Irradiation Testing	46
APPE	NDICES (Applicable to specific Manufacturers only)	
1.01	ACREED DEVIATIONS FOR MATRA-MHS (F)	48



PAGE

ISSUE 1

5

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, CMOS Silicon Gate, Static, 64K (8192 x 8 BIT) Asynchronous Random Access Memory with 3-State Outputs, based on Type HM65664. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 1 with a Minimum Critical Path Failure Voltage of 1 000 Volts.

1.11 INPUT PROTECTION NETWORK

Double transistor protection shall be incorporated into each input as shown in Figure 3(e).



PAGE 6

ISSUE 1

TABLE 1(a) - TYPE VARIANTS

VARIANT	BASED ON TYPE	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	HM65664	DIL	2(a)	D7
02	HM65664	DIL	2(b)	D7
03	HM65664	CCP	2(c)	7
04	HM65664	FLAT	2(d)	D7
05	HM65664B	DIL.	2(a)	D7
06	HM65664B	DIL	2(b)	D7
07	HM65664B	CCP	2(c)	7
08	HM65664B	FLAT	2(d)	D7
09	HM65664C	DIL	2(a)	D7
10	HM65664C	DIL	2(b)	D7
11	HM65664C	CCP	2(c)	7
12	HM65664C	FLAT	2(d)	D7
13	HM65664S	DIL	2(a)	D7
14	HM65664S	DIL	2(b)	D7
15	HM65664S	CCP	2(c)	7
16	HM65664S	FLAT	2(d)	D7



PAGE

ISSUE 1

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V_{DD}	-0.5 to +7.0	V	Note 1
2	Input Voltage	V _{IN}	-0.3 to V _{DD} + 0.3	V	Note 2 Power On
3	Output Current	± l _{OUT}	$V_{OUT} = V_{DD}$: +100 $V_{OUT} = V_{SS}$: -40	mA mA	Note 3
4	Device Dissipation (Continuous)	P _D	560	mW	Per Package
5	Operating Temperature Range	T _{op}	55 to + 125	°C	T _{amb}
6	Storage Temperature Range	T _{stg}	– 65 to + 165	°C	
7	Soldering Temperature For DIL For CCP	T _{sol}	+ 265 + 265	°C	Note 4 Note 5
8	Thermal Resistance Variants 1-5-9-13 Variants 2-6-10-14 Variants 3-7-11-15 Variants 4-8-12-16	R _{TH(J-A)}	36 39 55 55	°C/W	
9	Junction Temperature	T_J	165	°C	

- 1. Device is functional from +4.5V to +5.5V with reference to Ground.
- V_{DD} +0.3V should not exceed +7.0V.
 The maximum output current of any single output.
- 4. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 5. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable




PAGE 8

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - DUAL-IN-LINE PACKAGE, 28 PIN



CVANDOL	MILLIM	NOTES	
SYMBOL	MIN.	MAX.	NOTES
Α	2.16	4.83	
A1	0.51	1.77	3
A2	1.93	2.54	
В	0.36	0.58	8
B1	0.96	1.52	8
C	0.20	0.38	8
D	33.40	35.00	
E	15.12	15.87	4
E1	15.11 T	YPICAL	
е	15.24 T	YPICAL	
e1	2.54 T	YPICAL	6,9
J	12.19 T	YPICAL	
J1	1.45 T	YPICAL	
. K	15.40 T		
K1	10.34 T	YPICAL	
L	3.18	4.44	8
S	-	2.54	7




PAGE 9

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 28 PIN



14

OVAADOL	MILLIM	NOTES	
SYMBOL	MIN. MAX.		NOTES
Α	3.30	5.84	
A1	0.38	2.54	3
A2	1.93	2.51	
В	0.36	0.58	8
B1	0.96	1.65	8
С	0.20	0.38	8
D	33.40	37.72	
E	6.50	8.63	4
E 1	7.49T\	PICAL	
е	7.62T\	/PICAL	
e1	2.54 T	YPICAL	6,9
J	7.03 T	YPICAL	
J1	0.23 T	YPICAL	
. K	16.51 T		
K1	9.75 T		
L	2.92	5.08	8
S	_	2.54	7




PAGE 10


ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER, 28-TERMINAL







	ľ	V	C	T	<u>ES</u>	:	See	Page	12.
--	---	---	---	---	-----------	---	-----	------	-----

SYMBOL	MILLIM	NOTES	
STIVIDUL	MIN	MAX	NOTES
Α	1.37	1.93	
A 1	1.62	2.23	
В	0.635	TYPICAL	8
С	0.99	1.30	8
C1	1.95	2.36	
D	11.30	11.63	
D1	10.41 T	YPICAL	
d	1.27 T	YPICAL	5, 9
d1	1.27 T	YPICAL	5, 9
d2	12.70 T	YPICAL	
Е	13.81	14.22	
E1	12.95 T	YPICAL	
е	1.27 T	YPICAL	5, 9
e1	1.27 T	5, 9	
e2	10.16 T		
f, g	0.63 T	YPICAL	
h, h1	1.016 T	YPICAL	10
j, j1	0.51	TYPICAL	11





PAGE 11

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - FLAT PACKAGE, 28 LEADS





SYMBOL	MILLIM	ETRES	NOTES					
STIVIDOL	MIN	MAX	NOTES					
Α	2.29	3.30						
b	0.38	0.48						
С	0.08	0.15						
D	-	18.80						
E	9.65	10.67						
E2	4.57	-						
E3	0.76	-						
е	1.27	TYPICAL						
L	6.35	9.40						
Q	0.66	-						
S	-	1.30						
S1	0.00	-						



PAGE 12

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE


- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. Not applicable.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within 0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within 0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 26 spaces for dual-in-line packages.28 spaces for chip carrier packages.
- 10. 3 non-index corners 6 dimensions.
- 11. Index corner only 2 dimensions.



PAGE 13

ISSUE 1

FIGURE 3(a) - PIN ASSIGNMENT



NOTES

- 1. AO to A12 = Address Inputs
- 2. I/O 0 to I/O 7 = Data Inputs/Outputs
- 3. W = Write Enable
- 4. CS1 = Chip Select 1
- 5. <u>CS</u>2 = Chip Select 2
- 6. $\overline{OE} = \text{Output Enable}$



PAGE 14

ISSUE


FIGURE 3(b) - TRUTH TABLE

CS ₁	CS2	ŌĒ	w	D _{IN}	D _{OUT}	MODE
Н	Χ	Х	Χ	Z	Z	Standby
Х	L	Χ	Χ	Z	Z	Standby
L	Н	Н	Н	Z	Z	Output Disable
L.	Н	L	Н	Z	Valid	Read
L.	Н	Х	L	Valid	Z	Write

NOTES 1. Logic Level Definitions, L = Low Level, H = High Level, Z = High Impedance, X = Irrelevant.

TIMING WAVEFORMS


READ CYCLE 1



NOTES

- 1. Wis High throughout Read Cycle.
- 2. Device is continuously selected.

READ CYCLE 2



NOTES


- 1. \overline{W} is High throughout Read Cycle.
- 2. Address valid prior to or coincident with CS1 transition low and/or CS2 transition high, whichever begins the Read cycle..



PAGE 15

ISSUE 1


WRITE CYCLE 1 (W CONTROLLED)



NOTES

1. The internal write time of the memory is defined by the overlap of CS1 low (and/or CS2) high and W low. As a minimum, one of the two Chip Select signals must be active (CS1 low or CS2 high) and W must be low to initiate a write and either signal can terminate a write by going inactive (CS1 high and/or CS2 low and/or W high). The data input setup and hold timing should be referenced to the active edge of the signal that terminates the write.

WRITE CYCLE 2 (CHIP SELECT CONTROLLED)



NOTES

1. The internal write time of the memory is defined by the overlap of CS1 low (and/or CS2) high and W low. As a minimum, one of the two Chip Select signals must be active (CS1 low or CS2 high) and W must be low to initiate a write and either signal can terminate a write by going inactive (CS1 high and/or CS2 low and/or W high). The data input setup and hold timing should be referenced to the active edge of the signal that terminates the write.



PAGE 16

ISSUE 1

FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable

FIGURE 3(d) - FUNCTIONAL DIAGRAM





FIGURE 3(e) - INPUT PROTECTION NETWORK

EQUIVALENT OF EACH INPUT





PAGE 17

ISSUE 1

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 3.

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

 V_{IC}

= Input Clamp Voltage.

= Output Leakage Current Third State (Low Level Applied) l_{OZL}

lozh Output Leakage Current Third State (High Level Applied)

= Input Capacitance. C_{IN}

= Output Capacitance COUT

TAVAV Cycle Time.

TAVQV = Address Access Time

TEL1QV = CS1 Access Time.

TEH2QV = CS2 Access Time.

= OE Access Time. **TGLQV**

TEL1QX = CS1 Low Output Enable Time.

TEH2QX = CS2 High Output Enable Time.

= OE Low Output Enable Time. TGLQX

TELEH = CS1 Low to CS High Time.

TEH1QZ = CS1 High Output Disable Time.

TEL2QZ = CS2 Low Output Disable Time.

TGHQZ = OE High Output Disable Time.

TAVQX = Output Change from Address Change.

 $TEL1WH = \overline{CS1}$ Low to End of Write.

TEH2WH = CS2 High to End of Write.

= Address Set-up Time. TAVWL

= W Low Pulse Width. TWLWH

TWHAX = Address Hold from Write End.

= W Low Output Disable Time. **TWLQZ**

= Data Set-up Time. TDVWH

TWHDX Data Hold Time.

TWHQX = W High Output Enable Time

TAVWH = Address Valid to Write End.

= Recovery Time from Data Retention.



PAGE 18

ISSUE 1

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during qualification and extension of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on a lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

4.2.2 Deviations from Final Production Tests (Chart II)

(a) Para. 9.9.3, Electrical Measurements may be performed at high temperature.

4.2.3 Deviations from Burn-in Tests (Chart III)

(a) Para. 7.1.1(a), "High Temperature Reverse Bias" tests and subsequent electrical measurements related to this test shall be omitted.

4.2.4 Deviations from Qualification Tests (Chart IV)

(a) The electrical measurements referenced in Para. 9.9.4 shall be performed as stated in Table 2 of this specification.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

(a) The electrical measurements referenced in Para. 9.9.4 shall be performed as stated in Table 2 of this specification.

4.3 MECHANICAL REQUIREMENTS

4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 5.0 grammes for Variants 1, 5, 9 and 13, 3.15 grammes for Variants 2, 6, 10 and 14, 0.85 grammes for Variants 3, 7, 11 and 15 and 2.2 grammes for Variants 4, 8, 12 and 16.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.



PAGE 19

ISSUE 1

4.4.1 Case

The case shall be hermetically sealed and have a ceramic body and the lids shall be welded, brazed, preform-soldered or glass-frit-sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'D' with Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	930102901BF
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable) ——	
Total Dose Irradiation Level (if applicable) -	

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.



PAGE 20

ISSUE 1

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22±3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125(+0-5) °C and -55(+5-0) °C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22\pm3$ °C. The parameter drift values (Δ), applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for Power Burn-in

The requirements for Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for Power Burn-in shall be as specified in Table 5 of this specification.

4.7.3 Electrical Circuits for Power Burn-in

Circuits for use in performing the Power Burn-in tests are shown in Figure 5 of this specification.



PAGE 21

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1 to 6	Functional Test 1 (Nominal Inputs)	-	3014	3(b)	Verify Truth Table. For Input Conditions and Test Patterns, see Note 1	-	-	
7 to 12	Functional Test 2 (Worst Case Inputs)	-	3014	3(b)	Verify Truth Table. For Input Conditions and Test Patterns, see Note 1	-	•	-
13 to 16	Functional Test 3 (Worst Case Outputs)	-	3014	3(b)	Verify Truth Table. For Input Conditions and Test Patterns, see Note 1	-	-	-
17 to 33	Input Current Low Level	Iı∟	3009	4(a)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; 0V \\ V_{IN} \; (\text{Remaining Inputs}) \\ = \; 5.5V \\ V_{DD} \; = \; 5.5V, \; V_{SS} \; = \; 0V \\ (\text{Pins D/F 2-3-4-5-6-7-8-9-10-20-21-22-23-24-25-26-27}) \\ (\text{Pins C } \; 3\text{-4-5-6-7-8-9-10-11-23-24-25-27-28-29-30-31}) \end{array}$	-1.0	+1.0	μА
34 to 50	Input Current High Level	hн	3010	4(b)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V V_{DD} = 5.5V, V_{SS} = 0V (Pins D/F 2-3-4-5-6-7-8-9-10-20-21-22-23-24-25-26-27) (Pins C 3-4-5-6-7-8-9-10-11-23-24-25-27-28-29-30-31)	-1.0	+1.0	μA
51 to 58	Output Voltage Low Level	V _{OL}	3007	4(c)	$V_{IL} = 0V, V_{IH} = 3.0V$ $I_{OL} = 4.0 \text{mA}, V_{IN(\overline{W})} = 4.5V$ $V_{IN(\overline{CS})} = 0V,$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 2 (Pins D/F 11-12-13-15-16-17-18-19) Pins C 13-14-15-18-19-20-21-22)	-	0.4	V
59 to 66	Output Voltage High Level	V _{ОН}	3006	4(d)	$\begin{array}{l} V_{IL} = 0\text{V}, \ V_{IH} = 3.0\text{V} \\ I_{OH} = -1.0\text{mA}, \ V_{IN(W)} = 4.5\text{V} \\ V_{IN(\overline{CS})} = 0\text{V} \\ V_{DD} = 4.5\text{V}, \ V_{SS} = 0\text{V} \\ \text{Note 3} \\ \text{(Pins D/F 11-12-13-15-16-17-18-19)} \\ \text{Pins C 13-14-15-18-19-20-21-22)} \end{array}$	2.4	-	V



PAGE 22

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONTINUED)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	S Y WIBOL.	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
67 to 91	Input Clamp Voltage (to V _{SS})	V _{IC}	•	4(e)	$\begin{split} I_{\text{IN}} & \text{(Under Test)} = -100 \mu\text{A} \\ V_{\text{DD}} & = \text{Open, V}_{\text{SS}} = 0\text{V} \\ \text{All Other Pins Open} \\ & \text{(Pins D/F 2-3-4-5-6-7-8-9-10-11-12-13-15-16-17-18-19-20-21-22-23-24-25-26-27)} \\ & \text{(Pins C 3-4-5-6-7-8-9-10-13-14-15-18-19-20-21-22-23-24-25-27-28-30-31)} \end{split}$	- 0.2	-2.0	V
92 to 99	Output Leakage Current Third State (Low Level Applied)	l _{OZL}	•	4(f)	$V_{IN(CS)(W)} = 0V$ $V_{OUT} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins D/F 11-12-13-15-16-17-18-19) Pins C 13-14-15-18-19-20-21-22)	-1.0	+1.0	μΑ
100 to 107	Output Leakage Current Third State (High Level Applied)	lozн	-	4(f)	$V_{IN(\overline{CS})(\overline{W})} = 0V$ $V_{OUT} = 5.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins D/F 11-12-13-15-16-17-18-19) Pins C 13-14-15-18-19-20-21-22)	-1.0	+ 1.0	μA
108	Supply Current (Operating)	I _{DDop}	3005	4(g)	$V_{IN(\overline{CS})} = 0.8V$ V_{IN} (Remaining Inputs) = 0V to 3.0V Pattern: ICCACT $I_{OUT} = 0$ mA $V_{DD} = 5.5$ V, $V_{SS} = 0$ V (Pin D/F 28) (Pin C 32) Variants 1-2-3-4: f = 9.0MHz Variants 5-6-7-8: f = 11MHz Variants 9-10-11-12: f = 11MHz Variants 13-14-15-16: f = 9.0MHz		75 75 100 100	mA
109	Supply Current 1 (Standby)	I _{DDSB1}	3005	4(g)	$V_{IN(\overline{CS})} = 2.2V$ V_{IN} (Remaining Inputs) = 0.8V $I_{OUT} = 0$ mA $V_{DD} = 5.5$ V, $V_{SS} = 0$ V (Pin D/F 28) (Pin C 32) Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16		15 15 20 20	mA



PAGE 23

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONTINUED)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
110	Supply Current 2 (Standby)	I _{DDSB2}	3005	4(g)	$V_{IN(CS)} = V_{DD} -0.3V$ V_{IN} (Remaining Inputs) = $V_{DD} -0.3V$ to - 0.3V $I_{OUT} = 0mA$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ Note 4 (Pin D/F 28) (Pin C 32) Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16		50 50 500 500	μA
111	Data Retention Current	I _{DDDR}	3005	4(h)	$V_{IL} = 0V$, $V_{IH} = 2.0V$ $V_{IN(CS)} = 2.0V$ $V_{DD} = 2.0V$, $V_{SS} = 0V$ Note 4 (Pin D/F 28) (Pin C 32) Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16		20 20 200 200	μΑ
112	Data Retention	DR	-	-	$V_{IL} = 0V$, $V_{IH} = 3.0V$ $V_{IN(CS)} = 4.5V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ Note 5 (Pins D/F 11-12-13-15-16-17-18-19) Pins C 13-14-15-18-19-20-21-22)	-	-	-



PAGE 24

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

	OLIA DA OTEDIOTIOO	OVANDOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
113 to 129	Input Capacitance	C _{IN}	3012	4(i)	V_{IN} (Not Under Test) = 0V V_{DD} = V_{SS} = 0V Note 6 (Pins D/F 2-3-4-5-6-7-8-9-10-20-21-22-23-24-25-26-27) (Pins C 3-4-5-6-7-8-9-10-11-23-24-25-27-28-29-30-31)	1	5.0	pF
130 to 137	Output Capacitance	Соит	3012	4(j)	V_{IN} (Not Under Test) = 0V $V_{DD} = V_{SS} = 0V$ Note 6 (Pin 9) (Pins D/F 11-12-13-15-16-17-18-19) (Pins C 13-14-15-18-19-20-21-22)	-	7.0	pF
138 to 139	Functional Test 4 (Nominal Inputs)	-	3014	3(b)	Verify Truth Table. For Input and Output Conditions, see Note 7 V _{SS} = 0V	1	1	.
140 to 141	Access Time (Address)	TAVQV	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 9 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	-	55 45 55 45	ns
142 to 143	Access Time (Chip Select 1)	TEL1QV	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 9 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	- - -	55 45 55 45	ns
144 to 145	Access Time (Chip Select 2)	TEH2QV	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 9 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	-	55 45 55 45	ns
146 to 147	Access Time (Output Enable)	TGLQV	_	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 9 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	- - -	20 15 20 15	ns



PAGE 25

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONTINUED)

NO	OLIADA OTERICTIOS	CVMPOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
148 to 149	<u>Wr</u> ite Pulse Width (W Low)	TWLWH	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 10 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	1 1 1 1	50 40 50 40	ns
150 to 151	Data Set-up Time	TDVWH	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 9	1	30	ns
152 to 153	Data Hold Time	TWHDX	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 9	3.0	1	ns
154 to 155	Read/Write Cycle Time	TAVAV	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 10 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	55 45 55 45		ns
156 to 157	Output Change from Address Cycle	TAVQX	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 10	3.0	-	ns
158 to 159	CS1 Low to End of Write	TEL1WH	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 10 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	55 45 55 45	- - -	ns
160 to 161	CS2 High to End of Write	TEH2WH	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 10 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	55 45 55 45	- - -	ns



PAGE 26

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONTINUED)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
162 to 163	Address Set-up Time	TAVWL	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 10	0	-	ns
164 to 165	Address Valid to End of Write	TAVWH	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 10 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	55 45 55 45		ns
166 to 167	Address Hold from Write End	TWHAX	1	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 10	5.0	ı	ns
168 to 169	Output Disable Time (CS1 Low)	TEL1QZ	.	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 6 and 7	5.0	-	ns
170 to 171	Output Disable Time (CS2 High)	TEH2QZ	•	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 6 and 7	5.0	-	ns
172 to 173	Output Disable Time (OE Low)	TGLQV	.	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 6 and 7	5.0	-	ns
174 to 175	Output Disable Time (CS1 High)	TEH1QZ	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 6 and 7 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	-	55 45 55 45	ns
176 to 177	Output Disable Time (CS2 Low)	TEL2QZ	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 6 and 7 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16		55 45 55 45	ns



PAGE 27

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONTINUED)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
178 to 179	Output Disable Time (OE High)	TGHQZ	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 6 and 7 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16		20 15 20 15	ns
180 to 181	Output Disable Time (W Low)	TWLQZ	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 6 and 7 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	20 15 20 15		ns
182 to 183	Output Enable Time (W High)	TWHQX	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 6 and 7	0	1	ns

NOTES

1. Functional test go-no-go with the following test sequences:-

FUNCTIONAL TEST 1

Pattern	Timing	V_{DD}	V_{SS}	V_{IL}	V_{IH}	I _{OL}	ЮН	V _{OUT} (COMP)
MARCH, COMARCH	300ns	4.5V and 5.5V	0V	٥V	3.0V	0mA	0mA	1.5V
CHECKERBOARD	300ns	4.5V and 5.5V	0V	0V	3.0V	0mA	0mA	1.5V

FUNCTIONAL TEST 2

Pattern	Timing	V_{DD}	V_{SS}	V _{IL} CK's	V _{IH} CK's	V _{IL} DATA	V _{IH} DATA	V _{IL} ADD	V _{IH} ADD	l _{OL}	ЮН	V _{OUT} (COMP)
MARCH	300ns	6.5V	ΟV	ΟV	5.5V	0V	5.5V	VO	5.5V	0mA	0mA	1.5V
MARCH	300ns	4.5V	0V	0V	3.0V	0V	3.0V	VO	3.0V	0mA	0mA	1.5V
MARCH	2350ns	5.5V	٥V	0V	2.2V	VO	2.2V	VO	5.5V	0mA	0mA	1.5V
MARCH	2350ns	5.5V	0V	0V	5.5V	ΟV	5.5V	٥V	2.2V	0mA	0mA	1.5V
MARCH	2350ns	4.5V	٥V	V8.0	3.0V	0.8V	3.0V	0V	2.2V	0mA	0mA	1.5V
MARCH	2350ns	4.5V	٥V	0V	4.5V	0V	4.5V	V8.0	3.0V	0mA	0mA	1.5V



PAGE 28

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONTINUED)

NOTES

FUNCTIONAL TEST 3

Pattern	Timing	V_{DD}	V_{SS}	V_{IL}	V_{iH}	l _{OL}	ЮН	V _{OUT} (COMP)
MARCH	2350ns	5.5V	0V	0V	3.0V	4.0mA	-1.0mA	2.0V
MARCH	2350ns	4.5V	٥V	0V	3.0V	4.0mA	-1.0mA	2.0V
CHIP DESELECT	300ns	4.5V	٥V	0V	3.0V	0.5mA	-0.5mA	1.5 V
LONG CHIP SELECT	3000ns	4.5V	٥V	0V	3.0V	0.5mA	-0.5mA	1.5 V

- 2. Select Address Inputs to produce low level output at the pin under test in accordance with Figure 3(b).
- 3. Select Address Inputs to produce high level output at the pin under test in accordance with Figure 3(b).
- 4. Measurement is performed with the memory loaded with a background of zeros and then with a background of ones, for all inputs high and then low. Only worst case is recorded.
- 5. Data Retention Procedure:-
 - (a) Write memory with Checkerboard pattern with Timing = 300ns at the conditions given.
 - (b) Power Down to V_{DD} = 1.6 ± 0V for 250ms. (This is a test condition only. Memory retention cannot be guaranteed if V_{DD} is reduced below 2.0V).
 - (c) Restore to original conditions given, read Memory and compare with original pattern.
 - (d) Repeat the procedure with Checkerboard pattern with timing = 300ns at the conditions given.
 - (e) For Variants 05, 06, 07, 08, 13, 14, 15 and 16: t_r = 45ns, for Variants 01, 02, 03, 04, 09, 10, 11 and 12: t_r = 55ns.
- 6. Guaranteed but not tested. Characterised at initial design and after major process changes.

7. FUNCTIONAL TEST 4

Pattern	Timing Variants 5-6-7-8- 13-14-15-16	Timing Variants 1-2-3-4- 9-10-11-12	V_{DD}	V_{IL}	V_{IH}	V _{OUT} (COMP)
MARCH/COMARCH	115ns	140ns	4.5V	0V	3.0V	1.5V
MARCH (CS LOW)	115ns	140ns	4.5V	0V	3.0V	1.5V
COMARCH (CS LOW)	115ns	140ns	4.5V	0V	3.0V	1.5V
MARCH/COMARCH	125ns	150ns	5.5V	٥V	3.0V	1.5V
MARCH (CS LOW)	125ns	150ns	5.5V	VO	3.0V	1.5V
COMARCH (CS LOW)	125ns	150ns	5.5V	0V	3.0V	1.5 V

Output Load = 1 TTL Gate equivalent $+C_L \le 100pF$.

- 8. Tested go-no-go using March, Comarch and Walkcol patterns.
- 9. Parameters measured using March pattern during Functional Test 4.
- 10. Parameters tested go-no-go during Functional Test 4.



PAGE 29

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1 to 6	Functional Test 1 (Nominal Inputs)	-	3014	3(b)	Verify Truth Table. For Input Conditions and Test Patterns, see Note 1	-	-	-
7 to 12	Functional Test 2 (Worst Case Inputs)		3014	3(b)	Verify Truth Table. For Input Conditions and Test Patterns, see Note 1		•	•
13 to 16	Functional Test 3 (Worst Case Outputs)	.	3014	3(b)	Verify Truth Table. For Input Conditions and Test Patterns, see Note 1		-	-
17 to 33	Input Current Low Level	IιL	3009	4(a)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; 0V \\ V_{IN} \; (\text{Remaining Inputs}) \\ = \; 5.5V \\ V_{DD} \; = \; 5.5V, \; V_{SS} \; = \; 0V \\ (\text{Pins D/F 2-3-4-5-6-7-8-9-10-20-21-22-23-24-25-26-27}) \\ (\text{Pins C } \; 3\text{-4-5-6-7-8-9-10-11-23-24-25-27-28-29-30-31}) \end{array}$	-1.0	+1.0	μA
34 to 50	Input Current High Level	ΊΗ	3010	4(b)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V V_{DD} = 5.5V, V_{SS} = 0V (Pins D/F 2-3-4-5-6-7-8-9-10-20-21-22-23-24-25-26-27) (Pins C 3-4-5-6-7-8-9-10-11-23-24-25-27-28-29-30-31)	-1.0	+ 1.0	μА
51 to 58	Output Voltage Low Level	V _{OL}	3007	4(c)	$\begin{array}{l} V_{IL} = 0 \text{V, } V_{IH} = 3.0 \text{V} \\ I_{OL} = 4.0 \text{mA, } V_{IN(\overline{W})} = 4.5 \text{V} \\ V_{IN(\overline{CS})} = 0 \text{V,} \\ V_{DD} = 4.5 \text{V, } V_{SS} = 0 \text{V} \\ \text{Note 2} \\ (\text{Pins D/F 11-12-13-15-16-17-18-19}) \\ \text{Pins C 13-14-15-18-19-20-21-22}) \end{array}$	-	0.4	V
59 to 66	Output Voltage High Level	V _{OH}	3006	4(d)	$V_{IL} = 0V, V_{IH} = 3.0V$ $I_{OH} = -1.0mA, V_{IN(W)} = 4.5V$ $V_{IN(\overline{CS})} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 (Pins D/F 11-12-13-15-16-17-18-19) Pins C 13-14-15-18-19-20-21-22)	2.4	-	V



PAGE 30

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES - d.c. PARAMETERS (CONTINUED)

NO	OLIADA OTEDISTICS	CVMDO	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
67 to 91	Input Clamp Voltage (to V _{SS})	V _{IC}	•	4(e)	I_{IN} (Under Test) = -100µA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins D/F 2-3-4-5-6-7-8-9-10-11-12-13-15-16-17-18-19-20-21-22-23-24-25-26-27) (Pins C 3-4-5-6-7-8-9-10-13-14-15-18-19-20-21-22-23-24-25-27-28-30-31)	-0.2	-2.0	V
92 to 99	Output Leakage Current Third State (Low Level Applied)	l _{OZL}		4(f)	$V_{IN(CS)(\overline{W})} = 0V$ $V_{OUT} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins D/F 11-12-13-15-16-17-18-19) Pins C 13-14-15-18-19-20-21-22)	-1.0	+1.0	μΑ
100 to 107	Output Leakage Current Third State (High Level Applied)	ЮZН	-	4(f)	$V_{IN(\overline{CS})(\overline{W})} = 0V$ $V_{OUT} = 5.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins D/F 11-12-13-15-16-17-18-19) Pins C 13-14-15-18-19-20-21-22)	-1.0	+ 1.0	μA
108	Supply Current (Operating)	I _{DDop}	3005	4(g)	$V_{IN(\overline{CS})} = 0.8V$ V_{IN} (Remaining Inputs) = 0V to 3.0V Pattern: ICCACT $I_{OUT} = 0$ mA $V_{DD} = 5.5$ V, $V_{SS} = 0$ V (Pin D/F 28) (Pin C 32) Variants 1-2-3-4: $f = 9.0$ MHz Variants 5-6-7-8: $f = 11$ MHz Variants 9-10-11-12: $f = 11$ MHz Variants 13-14-15-16: $f = 9.0$ MHz	, , ,	75 75 100 100	mA
109	Supply Current 1 (Standby)	I _{DDSB1}	3005	4(g)	$V_{IN(\overline{CS})} = 2.2V$ V_{IN} (Remaining Inputs) = 0.8V $I_{OUT} = 0$ mA $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pin D/F 28) (Pin C 32) Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16		15 15 20 20	mA



PAGE 31

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES - d.c. PARAMETERS (CONTINUED)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		LINET
INO.	CHARACTERISTICS	STWIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
110	Supply Current 2 (Standby)	I _{DDSB2}	3005	4(g)	$V_{IN(CS)} = V_{DD} -0.3V$ V_{IN} (Remaining Inputs) = $V_{DD} -0.3V$ to - 0.3V $I_{OUT} = 0mA$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ Note 4 (Pin D/F 28) (Pin C 32) Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16		50 50 500 500	μA
111	Data Retention Current	I _{DDDR}	3005	4(h)	$V_{IL} = 0V$, $V_{IH} = 2.0V$ $V_{IN(\overline{CS})} = 2.0V$ $V_{DD} = 2.0V$, $V_{SS} = 0V$ Note 4 (Pin D/F 28) (Pin C 32) Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16		20 20 200 200	μА
112	Data Retention	DR	-	-	$V_{IL} = 0V$, $V_{IH} = 3.0V$ $V_{IN(CS)} = 4.5V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ Note 5 (Pins D/F 11-12-13-15-16-17-18-19) Pins C 13-14-15-18-19-20-21-22)	-	-	-



PAGE 32

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES - a.c. PARAMETERS

		0.44501	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
113 to 129	Input Capacitance	C _{IN}	3012	4(i)	V_{IN} (Not Under Test) = 0V $V_{DD} = V_{SS} = 0V$ Note 6 (Pins D/F 2-3-4-5-6-7-8-9-10-20-21-22-23-24-25-26-27) (Pins C 3-4-5-6-7-8-9-10-11-23-24-25-27-28-29-30-31)	-	5.0	pF
130 to 137	Output Capacitance	Соит	3012	4(j)	V_{IN} (Not Under Test) = 0V V_{DD} = V_{SS} = 0V Note 6 (Pin 9) (Pins D/F 11-12-13-15-16-17-18-19) (Pins C 13-14-15-18-19-20-21-22)	-	7.0	pF
138 to 139	Functional Test 4 (Nominal Inputs)	-	3014	3(b)	Verify Truth Table. For Input and Output Conditions, see Note 7 V _{SS} = 0V	-	-	-
140 to 141	Access Time (Address)	TAVQV	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 9 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	,	55 45 55 45	ns
142 to 143	Access Time (Chip Select 1)	TEL1QV	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 9 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16		55 45 55 45	ns
144 to 145	Access Time (Chip Select 2)	TEH2QV	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 9 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	-	55 45 55 45	ns
146 to 147	Access Time (Output Enable)	TGLQV	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 9 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	-	20 15 20 15	ns



PAGE 33

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES - a.c. PARAMETERS (CONTINUED)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
148 to 149	Write Pulse Width (W Low)	TWLWH	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 10 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16		50 40 50 40	ns
150 to 151	Data Set-up Time	TDVWH	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 9	•	30	ns
152 to 153	Data Hold Time	TWHDX	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 9	3.0	1	ns
154 to 155	Read/Write Cycle Time	TAVAV	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 10 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	55 45 55 45		ns
156 to 157	Output Change from Address Cycle	TAVQX	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 10	3.0	-	ns
158 to 159	CS1 Low to End of Write	TEL1WH	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 10 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	55 45 55 45	-	ns
160 to 161	CS2 High to End of Write	TEH2WH	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 10 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	55 45 55 45		ns



PAGE 34

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES - a.c. PARAMETERS (CONTINUED)

			7_	OIATHA				
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIMITS		UNIT
			MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	
162 to 163	Address Set-up Time	TAVWL	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 10	0	-	ns
164 to 165	Address Valid to End of Write	TAVWH	•	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 10 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	55 45 55 45		ns
166 to 167	Address Hold from Write End	TWHAX	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 7 and 10	5.0	ı	ns
168 to 169	Output Disable Time (CS1 Low)	TEL1QZ	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 6 and 7	5.0	-	ns
170 to 171	Output Disable Time (CS2 High)	TEH2QZ	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 6 and 7	5.0	ı	ns
172 to 173	Output Disable Time (OE Low)	TGLQV	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 6 and 7	5.0	-	ns
174 to 175	Output Disable Time (CS1 High)	TEH1QZ	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 6 and 7 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16		55 45 55 45	ns
176 to 177	Output Disable Time (CS2 Low)	TEL2QZ	-	4(k)	V _{DD} = 4.5V and 5.5V V _{SS} = 0V Notes 6 and 7 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	- - -	55 45 55 45	ns




PAGE 35


ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - INPUT CURRENT LOW LEVEL

FIGURE 4(b) - INPUT CURRENT HIGH LEVEL





NOTES

1. Each input to be tested separately.

NOTES


1. Each input to be tested separately.


FIGURE 4(c) - OUTPUT VOLTAGE LOW LEVEL

FIGURE 4(d) - OUTPUT VOLTAGE HIGH LEVEL

 V_{DD}

 I_{OH}





NOTES

INPUT

CONDITIONS (SEE NOTE 1)

V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give VOH.

Vss

2. Each output to be tested separately.

- V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give VOL.
- 2. Each output to be tested separately.




PAGE 36


ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - INPUT CLAMP VOLTAGE

FIGURE 4(f) - OUTPUT LEAKAGE CURRENT THIRD STATE





NOTES


1. Each input to be tested separately.

NOTES

1. Each output to be tested separately.

FIGURE 4(g) - SUPPLY CURRENT

FIGURE 4(h) - DATA RETENTION CURRENT



NOTES

1. As per Table 2 or 3.

NOTES

1. Procedure as per Note 4 to Table 2.




PAGE 37

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(i) - INPUT CAPACITANCE



NOTES

- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.

FIGURE 4(j) - OUTPUT CAPACITANCE



NOTES

- $\overline{1.}$ f = 100kHz to 1MHz.
- 2. Each output to be tested separately.




PAGE 38

ISSUE 1


FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(k) - PROPAGATION DELAY



TIMING WAVEFORMS

READ CYCLE 1






PAGE 39

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

WRITE CYCLES





PAGE 40

ISSUE 1

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
17 to 33	Input Current Low Level	Ι _Ι L	As per Table 2	As per Table 2	± 100	nA
34 to 50	Input Current High Level	liH	As per Table 2	As per Table 2	± 100	nA
51 to 58	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 100	mV
59 to 66	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 100	mV
92 to 99	Output Leakage Current Third State Low Level Applied	l _{OZL}	As per Table 2	As per Table 2	± 100	nA
100 to 107	Output Leakage Current Third State High Level Applied	lozh	As per Table 2	As per Table 2	± 100	nA
109	Supply Current 1 (Standby)	I _{DDSB1}	As per Table 2	As per Table 2 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	± 1.5 ± 1.5 ± 2.0 ± 2.0	mA
110	Supply Current 2 (Standby)	I _{DDSB2}	As per Table 2	As per Table 2 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	±5.0 ±5.0 ±50 ±50	μA
111	Data Retention Current	IDDDR	As per Table 2	As per Table 2 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	±2.0 ±2.0 ±20 ±20	μΑ



PAGE 41


ISSUE 1

TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 - 5)	°C
2	Inputs - (Pins D/F 2-3-4-5-6-7-8-9-10-21-23-24-25) (Pins C 3-4-5-6-7-8-9-10-11-24-27-28-29)	V _{IN}	f ₀ to f ₁₄ (Note 3)	Vac
3	Inputs - (Pins D/F 20-22-26-27) (Pins C 20-22-26-27)	V _{IN}	CS1, OE, CS2, W (Note 4)	Vac
4	Inputs/Outputs	V _{IN}	f ₁₃ to f ₁₆	Vac
5	Pulse Voltage	$V_{\sf GEN}$	0 to V _{DD}	Vac
6	Pulse Frequency	f _O	50k ±20% 50±15% Duty Cycle	Hz
7	Positive Supply Voltage (Pin D/F 28) (Pin C 32)	V _{DD}	5.0(+0.5-0)	V
8	Negative Supply Voltage (Pin D/F 14) (Pin C 16)	V _{SS}	0	V

NOTES

- 1. Input Protection Resistor = $1.0k\Omega$.
- 2. Output Load Resistor = $1.0k\Omega$.
- 3. fn = $\frac{1}{2}$ (fn 1). 4. Input Timing:




- $T1 = 0.6 \mu s$
- $T2 = 0.3 \mu s$
- $T3 = 3.6 \mu s$ $T4 = 0.6 \mu s$
- $T5 = 3.4 \mu s$
- $T6 = 0.6 \mu s$
- $T7 = 0.9 \mu s$



PAGE 42

ISSUE 1

FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES

1. Pin numbers inparenthesis are for the chip carrier package.



PAGE 43

ISSUE 1

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION No. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 2. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5 of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 Electrical Measurements

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



PAGE 44

ISSUE 1

TABLE 6 - ELECTRICAL MEASUREMENTS AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

-			SPEC. AND/OR TEST METHOD	TEST CONDITIONS	LIMITS		
NO.	CHARACTERISTICS	SYMBOL			MIN	MAX	UNIT
1 to 6	Functional Test 1 (Nominal Inputs)	-	As per Table 2	As per Table 2	-	-	-
7 to 12	Functional Test 2 (Worst Case Inputs)	-	As per Table 2	As per Table 2	-	-	~
13 to 16	Functional Test 3 (Worst Case Outputs)	-	As per Table 2	As per Table 2	7	ı	-
17 to 33	Input Current Low Level	IIL	As per Table 2	As per Table 2	-1.0	+1.0	μА
34 to 50	Input Current High Level	lін	As per Table 2	As per Table 2	-1.0	+1.0	μΑ
51 to 58	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	1	0.4	V
59 to 66	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	2.4	-	V
67 to 91	Input Clamp Voltage (to V _{SS})	V _{IC}	As per Table 2	As per Table 2	- 0.2	-2.0	V
92 to 99	Output Leakage Current Third State (Low Level Applied)	l _{OZL}	As per Table 2	As per Table 2	-1.0	+ 1.0	μА
100 to 107	Output Leakage Current Third State (High Level Applied)	I _{OZH}	As per Table 2	As per Table 2	-1.0	+ 1.0	μА
108	Supply Current (Operating)	I _{DDop}	As per Table 2	As per Table 2 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	- - -	75 75 100 100	mA



PAGE 45

ISSUE 1

TABLE 6 - ELECTRICAL MEASUREMENTS AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONTINUED)


NO. CHARACTERIST	CHADACTEDISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	LIMITS		UNIT
	CHARACTERISTICS				MIN	MAX	UNIT
109	Supply Current 1 (Standby)	I _{DDSB1}	As per Table 2	As per Table 2 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16		15 15 20 20	mA
110	Supply Current 2 (Standby)	I _{DDSB2}	As per Table 2	As per Table 2 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16		50 50 500 500	μА
111	Data Retention Current	I _{DDDR}	As per Table 2	As per Table 2 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16	1 1 1 1	20 20 200 200	μА
112	Data Retention	DR	As per Table 2	As per Table 2	-	-	-



PAGE 46

ISSUE 1

FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



NOTES

- 1. Input Protection Resistor = $1.0k\Omega$.
- 1. Pin numbers inparenthesis are for the chip carrier package.



PAGE 47

ISSUE 1

TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	LIMITS		UNIT
NO.				TEST CONDITIONS	MIN	MAX	UNIT
1 to 6	Functional Test 1 (Nominal Inputs)	-	As per Table 2	As per Table 2	-	-	-
17 to 33	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	-5.0	+ 5.0	μA
34 to 50	Input Current High Level	lΉ	As per Table 2	As per Table 2	-5.0	+5.0	μА
51 to 58	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	0.4	V
59 to 66	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	2.4	1	V
67 to 91	Output Leakage Current Third State (Low Level Applied)	l _{OZL}	As per Table 2	As per Table 2	-5.0	+ 5.0	μА
92 to 99	Output Leakage Current Third State (High Level Applied)	l _{OZH}	As per Table 2	As per Table 2	-5.0	+ 5.0	μΑ
109	Supply Current 1 (Standby)	l _{DDSB1}	As per Table 2	As per Table 2 Variants 1-2-3-4 Variants 5-6-7-8 Variants 9-10-11-12 Variants 13-14-15-16		1.0 1.0 5.0 5.0	mA



PAGE 48

ISSUE 1

APPENDIX 'A'

Page 1 of 4

AGREED DEVIATIONS FOR MATRA-MHS (F)

The following test patterns may be used:-

ICCACT Pattern

(a) Write loop pattern between N min. and N max.

WALKCOL Pattern

- (a) Write a column of ones on a background of zeros.
- (b) Read the column and background, step the column and repeat the read.
- (c) Continue until all columns have been used.
- (d) Repeat with data complement.
- (e) 4YN + 2Y + 2 cycles.

CHIP DESELECT Pattern

- (a) Write 0 background CS1 at VIL and CS2 at VIH.
- (b) Write 1 background CS1 at VIL and CS2 at VIH.
- (c) Read 1 background CS1 at VIL and CS2 at VIH.
- (d) Write 0 background CS1 at VIH and CS2 at VIH.
- (e) Read 1 background CS1 at VIL and CS2 at VIH.

LONG CHIP SELECT Pattern

Checkerboard pattern with timing unspecified.




PAGE 49

ISSUE 1

APPENDIX 'A'

Page 2 of 4






PAGE 50

ISSUE 1

APPENDIX 'A'

Page 3 of 4

MARCH Pattern





PAGE 51

ISSUE 1

APPENDIX 'A'

Page 4 of 4

CHECKERBOARD Pattern

