

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HIGH PERFORMANCE PROGRAMMABLE ARRAY LOGIC CIRCUIT, BASED ON TYPE PAL16L8 ESCC Detail Specification No. 9304/003

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 53

HIGH PERFORMANCE PROGRAMMABLE ARRAY LOGIC CIRCUIT,

ESA/SCC Detail Specification No. 9304/003

BASED ON TYPE PAL16L8



space components coordination group

		Approved by					
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy				
Issue 1	April 1993	Po Mancer's	to last				
Revision 'A'	January 1994	Ponomical	I tech				



Rev. 'A'

PAGE 2

ISSUE 1

DOCUMENTATION CHANGE NOTICE

DOCUMENTATION CHANGE NOTICE							
Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.			
'A'	Jan.'94	P1. Cover Page P2. DCN P44. Table 4	: Limits for items 14 to 21, 22 to 23, 42 to 49, 56 to 57 and 64 to 65 amended	None None 221093			
			<u>-</u>				



PAGE 3

ISSUE 1

TABLE OF CONTENTS

1.	GENERAL	<u>Page</u> 5
1.1 1.2	Scope Component Type Variants	5 5
1.3	Maximum Ratings Parameter Derating Information	5
1.4 1.5	Physical Dimensions	5
1.6	Pin Assignment	5 5
1.7	Programming Procedure	5
1.8	Programming Matrix	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
2.	APPLICABLE DOCUMENTS	27
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	27
4.	REQUIREMENTS	27
4.1	General	27
4.2	Deviations from Generic Specification	27
4.2.1	Deviations from Special In-process Controls	27
4.2.2	Deviations from Final Production Tests	27
4.2.3 4.2.4	Deviations from Burn-in and Electrical Measurements Deviations from Qualification Tests	27
4.2.4	Deviations from Qualification Tests Deviations from Lot Acceptance Tests	27 28
4.2.3	Mechanical Requirements	28
4.3.1	Dimension Check	28
4.3.2	Weight	28
4.4	Materials and Finishes	28
4.4.1	Case	28
4.4.2	Lead Material and Finish	28
4.5	Marking	28
4.5.1	General	28
4.5.2	Lead Identification	28
4.5.3	The SCC Component Number	29
4.5.4	Traceability Information	29
4.6	Electrical Measurements	29
4.6.1	Electrical Measurements at Room Temperature	29
4.6.2	Electrical Measurements at High and Low Temperatures	29
4.6.3 4.7	Circuits for Electrical Measurements Burn-in Tests	29
4.7.1	Parameter Drift Values	29 29
4.7.1	Conditions for High Temperature Reverse Bias Burn-in	29 29
4.7.3	Conditions for Power Burn-in	29
4.7.4	Electrical Circuit for High Temperature Reverse Bias Burn-in	29
4.7.5	Electrical Circuit for Power Burn-in	29
4.8	Environmental and Endurance Tests	46
4.8.1	Electrical Measurements on Completion of Environmental Tests	46
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	46
4.8.3	Electrical Measurements on Completion of Endurance Tests	46
4.8.4	Conditions for Operating Life Test	46
4.8.5	Electrical Circuit for Operating Life Tests	46
4.8.6 4.9	Conditions for High Temperature Storage Test Total Dose Irradiation Testing	46 46



PAGE 4

		<u>Page</u>
TABL	<u>ES</u>	
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature - d.c. Parameters	30
	Electrical Measurements at Room Temperature - a.c. Parameters	33
3	Electrical Measurements at High and Low Temperatures - d.c. Parameters	35
	Electrical Measurements at High and Low Temperatures - a.c. Parameters	38
4	Parameter Drift Values	44
5(a)	Conditions for Burn-in High Temperature Reverse Bias Burn-in	45
5(b)	Conditions for Power Burn-in and Operating Life Tests	45
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of EnduranceTesting - d.c. Parameters	47
	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of EnduranceTesting - a.c. Parameters	50
FIGUE	RES	
1	Parameter Derating Information	6
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Programming Procedure	12
3(c)	Programming Matrix	25
3(d)	Functional Diagram	26
4	Circuits for Electrical Measurements	40
5(a)	Electrical Circuit for High Temperature Reverse Bias Burn-in	45
5(b)	Electrical Circuit for Power Burn-in and Operating Life Tests	45
	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for Texas Instruments (F)	52



PAGE

ISSUE 1

5

1. **GENERAL**

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, High Performance Programmable Array Logic Circuit, based on Type PAL16L8. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 PROGRAMMING PROCEDURE

As per Figure 3(b).

1.8 PROGRAMMING MATRIX

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 500Volts.



PAGE 6

TABLE 1(a) - TYPE VARIANTS

VARIANT	BASED ON TYPE	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	16L8-15	FLAT	2(a)	G4
02	16L8-15	D.I.L.	2(b)	G4
03	16L8-15	CHIP CARRIER	2(c)	7
04	16L8-15	CHIP CARRIER	2(c)	4
05	16L8-12	FLAT	2(a)	G4
06	16L8-12	D.I.L.	2(b)	G4
07	16L8-12	CHIP CARRIER	2(c)	7
08	16L8-12	CHIP CARRIER	2(c)	4
09	16L8-10	FLAT	2(a)	G4
10	16L8-10	D.I.L.	2(b)	G4
11	16L8-10	CHIP CARRIER	2(c)	7
12	16L8-10	CHIP CARRIER	2(c)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	NOTES
1	Supply Voltage	V _{CC}	7.0	V	Note 1
2	Input Voltage (Operating Condition)	V _{IN}	5.5	V	Note 1
3	Input Voltage (Programming and Test)	V _{IN}	10.75	V	-
4	Input Voltage (PGM Security)			V	Note 2
5	Voltage applied to a disabled output	V _{OUT}	5.5	V	Note 1
6	Operating Temperature Range	T _{op}	55 to + 125	°C	-
7	Storage Temperature Range	T _{stg}	65 to + 150	°C	-
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 3 Note 4

NOTES

- 1. These ratings apply except for programming pins during a programming cycle.
- 2. Variants 01 to 04 only, Pins 1 and 11..
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION




PAGE 7

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 20-PIN



SYMBOL	MILLIM	NOTES	
STIVIBOL	MIN	MAX	NOTES
Α	1.14	2.34	
b	0.38	0.56	8
С	0.08	0.23	8
D	-	12.95	4
E	6.60	7.65	
E1	8.15	TYPICAL	4
е	1.27	TYPICAL	5, 9
L _.	6.35	9.40	. 8
L1	18.90	25.90	
Q	0.25	1.02	2
S	0.13	1.14	7


NOTES: See Page 10.



PAGE 8

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 20-PIN



SYMBOL	MILLIM	NOTES	
STIVIDOL	MIN	MAX	NOTES
Α	-	5.08	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	23.62	24.76	4
Ε	6.22	7.62	4
E1	7.37	8.13	
е	2.54	TYPICAL	6, 9
F	1.27	TYPICAL	
H .	0.76	-	
L.	3.30	5.08	8
Q	0.51	-	3
S	0.38	1.27	7
α	0°	15°	10




PAGE


ISSUE '

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - SQUARE CHIP CARRIER PACKAGE, 20 TERMINAL





SYMBOL	MILLIM	NOTES	
STIVIBUL	MIN.	MAX.	NOTES
Α	8.69	9.09	-
В	7.80	9.09	-
С	0.25	0.51	11
D	0.89	1.14	12
E	1.14	1.40	8
F	0.56	0.71	8
G	1.27 TY	5, 9	
Н	1.63	2.54	-

NOTES: See Page 10.



PAGE 10

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(c) INCLUSIVE


- 1. Index area: a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(c).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ± 0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 18 spaces for flat and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centre when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.



PAGE 11


ISSUE 1

FIGURE 3(a) - PIN ASSIGNMENT



(TOP VIEW)

CHIP CARRIER PACKAGE



(TOP VIEW)



PAGE 12

ISSUE 1

FIGURE 3(b) - PROGRAMMING PROCEDURE

1. GENERAL

Devices shall be programmed in accordance with the following sequence:-

- (a) The appropriate programme shall be selected, either:-
 - (i) The programme specified in Appendix 'A' to this specification for use during Qualification Testing, Extension of Qualification and during Endurance Testing during LAT2, or
 - (ii) A programme as supplied by the Orderer for use during Endurance Testing during Lot Acceptance Testing.
- (b) Marking as per Para. 4.5.4 of this specification.
- (c) The appropriate programming procedure as specified hereafter.
- (d) Pre burn-in electrical measurements at $T_{amb} = -55$, +22 and +125°C in accordance with Table 6 of this specification.
- (e) Check programming and electrical measurements yield >90% of the components submitted for programming.
- (f) Power burn-in of 168 hours in accordance with Table 5(b) of this specification.
- (g) Post burn-in electrical measurements at T_{amb} = +22°C in accordance with Table 6 of this specification, PDA = 5% or 1 device whichever is the greater.
- (h) Preparation of a Certificate of Conformance which should contain information correlating a unique identifier with the Programme, Programmer and date of Programming.

2. PROCEDURES

Programming procedures shall be as given in the following paragraphs.

2.1 VARIANTS 01 TO 04

Array fuses are programmed using a linear select method. Each fuse can be opened by selecting the appropriate Input Line (1 of 32) and then pulsing the correct Product Line (1 of 64). The levels for selecting Input Lines and Product Lines are shown in Table I/1.

- Step 1: Raise PGM ENABLE to VIHH.
- Step 2: Select an Input Line by applying appropriate levels to L/R and PI pins. Apply V_{IL} or V_{IH} to selected PI pin in accordance with Table II/1.
- Step 3: Select a Product Line by applying appropriate levels to PA pins in accordance with Table III/1.
- Step 4: Raise V_{CC} to V_{IHH}.
- Step 5: Blow the fuse by pulsing the appropriate PO pin to V_{IHH} in accordance with Table II/1 and Figure II/1.
- Step 6: Return V_{CC} to 5 volts and pulse PGM VERIFY. The PO pin will exhibit a low output if the fuse is blown.

NOTES

- 1. Four fuse locations can be verified simultaneously. However, fuses should be addressed and blown sequentially.
- 2. If the fuse is still intact, steps 4 to 6 may be repeated until the fuse is successfully blown, but this shall not exceed 4 times. Do not apply additional pulses to a fuse once it is correctly programmed.
- 3. A single security fuse is provided on each device to discourage the unauthorised copying of fuse patterns. If the security fuse is blown, all other fuses will appear to be unblown.




PAGE 13


ISSUE 1

FIGURE I/1 - PIN ASSIGNMENT IN PROGRAMMING MODE

PRODUCT TERMS 0 TO 31



PRODUCT TERMS 32 TO 63



PAGE 14

ISSUE 1

TABLE I/1 - PROGRAMMING PARAMETERS, T_{amb} = +25°C

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT				
1	Programme-pulse Voltage	V _{IHH}	10.25 to 10.75	V				
2	Programme-pulse on PA pins during verify only	V _{IHH}	8.8 to 9.20	V				
3	Programme-pulse Current PO	I _{IHH}	I _{IHH} 50 Max.					
4	Programme-pulse Current PGM ENABLE, L/R	Інн	25 Max.	mA				
5	Programme-pulse Current PI, PA	l _{IHH}	10 Max.	mA				
6	Programme-pulse Current I _{CC}	I _{IHH}	500 Max.	mA				
7	Programme-pulse duration at V _{CC}	t _{w1}	10 to 50	μs				
8	Pulse duration at PGM VERIFY	t _{w2}	100 Min.	ns				
9	Set-up time	t _{su}	100 Min.	ns				
10	Hold time	t _h	100 Min.	ns				
11	Delay time from V _{CC} to 5.0V to PGM VERIFY	t _{d1}	100 Min.	ns				
12	Delay time from PGM VERIFY pulse to valid output. Voltage at pins 1 and 11 to open Verify - Protect security fuse	t _{d2}	200 Min. 13.75 to 14.25	ns V				
13	Security fuse pulse duration V _{CC} . V _{CC} during security fusing.	t _{w3}	20 to 50 0.40 Max.	μs V				

PAGE 15

ISSUE 1

TABLE II/1 - INPUT LINE SELECT

TABLE III/1 - PRODUCT LINE SELECT

INPUT	PIN NAME								PRODUCT LINE	· ·								
LINE No.	PI7	PI6	PI5	PI4	PI3	Pl2	Pl1	PI0	L/R		No.	PO0	PO1	PO2	PO3	PA2	PA1	PA0
0	НН	ΉН	НН	НН	НН	НН	НН	L	Z		0, 32	Z	Z	Z	НН	Z	Z	Z
1	НН	НН	НН	НН	НН	НН	НН	Н	Z		1, 33	Z	Z	Z	НН	Z	Z	нн
2	НН	НН	НН	НН	НН	НН	НН	L	НН		2, 34	z	Z	Z	НН	Z	НН	z
3	НН	НН	НН	НН	НН	НН	НН	Н	НН	,	3, 35	z	Z	Z	HH	Z	НН	НН
4	НН	НН	НН	ΗН	НН	НН	L	НН	Z	,	4, 36	Z	Z	Z	НН	НН	Z	z
5	НН	НН	НН	НН	НН	НН	Н	НН	Z	,	5, 37	z	Z	Z	НН	НН	Z	НН
6	НН	НН	НН	НН	НН	НН	L	НН	НН		6, 38	z	Z	Z	НН	НН	НН	Z
7	НН	ΗН	НН	ΗН	ΗН	НН	Н	НН	НН	,	7, 39	Z	Z	Z	HH	НН	НН	НН
8	НН	НН	НН	НН	НН	L	НН	НН	Z	,	8, 40	z	Z	НН	Z	Z	Z	Z
9	НН	НН	НН	НН	НН	Н	НН	НН	Z	,	9, 41	Z	Z	НН	Z	Z	Z	НН
10	НН	НН	НН	НН	НН	L	НН	НН	НН		10, 42	Z	Z	HH	Z	Z	НН	Z
11	НН	НН	НН	НН	НН	Н	НН	НН	НН	,	11, 43	Z	Z	НН	Z	Z	НН	НН
12	НН	НН	НН	НН	L	НН	НН	НН	Z	ı	12, 44	Z	Z	HH	Z	HH	Z	Z
13	ΗН	HH	НН	НН	Н	НН	НН	HH	Z	,	13, 45	Z	Z	HH	Z	НН	Z	НН
14	НН	НН	НН	НН	L	НН	НН	НН	НН	,	14, 46	Z	Z	HH	Z	HH	HH	Z
15	ΗН	НН	НН	НН	Н	HH	НН	HH	НН	,	15, 47	Z	Z	HH	Z	HH	HH	НН
16	НН	НН	НН	L	НН	НН	НН	НН	Z	,	16, 48	Z	HH	Z	Z	Z	Z	Z
17	НН	НН	НН	Н	НН	HH	HH	НН	Z		17, 49	Z	HH	Z	Z	Z	Z	HH
18	HH	HH	HH	L	НН	НН	НН	НН	НН	,	18, 50	Z	НН	Z	Z	Z	HH	Z
19	НН	НН	НН	Н	HH	HH	НН	HH	НН		19, 51	Z	HH	Z	Z	Z	НН	НН
20	НН	НН	L	НН	НН	НН	HH	HH	Z	,	20, 52	Z	НН	Z	Z	НН	Z	Z
21	НН	НН	Н	HH	НН	НН	НН	HH	Z	,	21, 53	Z	HH	Z	Z	НН	Z	НН
22	НН	НН	L	НН	НН	HH	HH	HH	НН	,	22, 54	Z	НН	Z	Z	HH	HH	Z
23	НН	НН	Н	HH	НН	HH	НН	НН	HH	,	23, 55	Z	НН	Z	Z	HH	НН	HH
24	НН	L	НН	НН	НН	HH	HH	HH	Z	,	24, 56	HH	Z	Z	Z	Z	Z	Z
25	HH	Н	НН	HH	НН	НН	НН	HH	Z	,	25, 57	НН	Z	Z	Z	Z	Z	НН
26	НН	L	НН	НН	HH	HH	НН	HH	НН		26, 58	HH	Z	Z	Z	Z	HH	Z
27	HH	Н	НН	HH	НН	НН	НН	НН	НН		27, 59	НН	Z	Z	Z	Z	НН	НН
28	L	НН	НН	НН	HH	HH	НН	HH	Z		28, 60	НН	Z	Z	Z	HH	Z	Z
29	Н	НН	Z		29, 61	НН	Z	Z	Z	HH	Z	HH						
30	L	HH	НН	НН	НН	HH	HH	HH	НН		30, 62	НН	Z	Z	Z	HH	НН	Z
31	Η	НН	HH		31, 63	НН	Z	Z	Z	НН	НН	HH						


NOTES 1. Logic Level Definitions: $L = V_{IL} = 0.5V(max.)$, $H = V_{IH} = 2.4V(min.)$, $H = V_{IHH}$, Z = High Impedance.



PAGE 16

ISSUE 1


FIGURE II/1 - PROGRAMMING WAVEFORMS



NOTES

- 1. A high level during the verify interval indicates that programming has not been successful.
- 2. A low level during the verify interval indicates that programming has been successful.

FIGURE III/1 - SECURITY FUSE WAVEFORMS





PAGE 17

ISSUE 1

2.2 <u>VARIANTS 05 TO 08</u>

Array fuses are programmed executing the following programming sequence. Each fuse can be opened by selecting the appropriate Input Line (1 of 32) and then pulsing the correct Product Line (1 of 8). The levels for selecting Input Lines and Product Lines are shown in Tables II/2 and III/2.

- Step 1: Raise PGM ENABLE to V_{IHH}.
- Step 2: Select an Input Line by applying appropriate levels to PI pins in accordance with Table II/2.
- Step 3: Select a Product Line group by applying appropriate levels to PA pins in accordance with Table III/2. The actual product line selected will be determined by the PO pin (described in step 5).
- Step 4: Raise OE to V_{IH}.
- Step 5: Raise the selected PO pin to V_{IHH}.
- Step 6: Programme the fuse by pulsing V_{CC} to V_{IHH}.
- Step 7: Remove the output voltage.
- Step 8: Lower \overline{OE} to V_{IL} to enable device.
- Step 9: Pulse PGM VERIFY pin to VIH.
- Step 10: Verify the blowing of the fuse by checking for a V_{OL} at the selected PO pin.

NOTES

- If the fuse is still intact, steps 1 to 10 may be repeated until the fuse is successfully blown, but this shall not exceed 4 times. Do not apply additional pulses to a fuse once it is correctly programmed. Verification is possible only with the security fuse intact.
- A single security fuse is provided on each device to discourage the unauthorised copying of fuse patterns. To programme the security fuse, follow the steps above omitting steps 5 and 10.
 Verification is achieved by verifying the entire fuse array. If the security fuse is blown, all other fuses will appear to be unblown.



PAGE 18

FIGURE I/2 - PIN ASSIGNMENT IN PROGRAMMING MODE




TABLE I/2 - PROGRAMMING PARAMETERS, Tamb = +25°C

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT
1	Programme-pulse Voltage PO, PGM ENABLE, PI, PA	V _{IHH}	10.25 to 10.75	V
2	Programme-pulse Voltage V _{CC}	V _{IHH}	9.5 to 10	٧
3	Programme-pulse Current PO	I _{IHH}	40 Max.	mA
4	Programme-pulse Current PGM ENABLE	инн	15 Max.	mA
5	Programme-pulse Current Pl, PA	Інн	10 Max.	mA
6	Programme-pulse Current I _{CC}	IHH	450 Max.	mA
7	Programme-pulse duration at PO	t _{w1}	10 to 50	μs
8	Pulse duration at PGM VERIFY	t _{w2}	100 Min.	ns
9	Set-up time	t _{su}	100 Min.	ns
10	Hold time	t _h	100 Min.	ns
11	Delay time from OE low to PGM VERIFY high	t _{d1}	100 Min.	ns
12	Delay time from PGM VERIFY high to valid output.	t _{d2}	100 Min.	ns

PAGE 19

ISSUE 1

TABLE II/2 - INPUT LINE SELECT

INPUT LINE	INPUT LIN	E NUMBER -	ADDRESS PI	N STATES
No.	PI5	Pl4	PI3	Pl2
00	L	L	L	L
01	L	L	Ĺ	Н
02	L	L	Н	L
03	L	L	Н	Н
04	L	Н	L	L
05	L	Н	L	Н
06	L	Н	Н	L
07	L	Н	Н	Н
08	Н	L	L	L
09	Н	L	L	Н
10	Н	L	Н	L
11	Н	L	Н	Н
12	Н	Н	L	L
13	Н	Н	L	Н
14	Н	Н	Н	L
15	Н	Н	Н	Н
16	HH	L	L	L
17	HH	L	L	Н
18	HH	L	Н	L
19	HH	L	Н	Н
20	HH	Н	L	L
21	HH	Н	L	Н
22	HH	Н	Н	L
23	нн	Н	Н	Н
24	L	HH	L	L
25	L	HH	L	Н
26	L	HH	Н	L.
27	L	HH	H	н
28	Н	HH	L	L
29	Н	HH	L	Н
30	Н	HH	Н	L.
31	Н	HH	Н	н
SF	H	HH	Н	Н

NOTES: See Page 20.



PAGE 20

ISSUE 1


TABLE III/2 - PRODUCT TERM ADDRESSING

			PR	ODUC	T TEF	RM			PRODUCT TERM SELECT ADDRESS PIN STATES			
									PA8	PA7	PA6	
	0	8	16	24	32	40	48	56	L	L	L	
	1	9	17	25	33	41	49	57	L	L	Н	
	2	10	18	26	34	42	50	58	L	Н	L	
	3	11	19	27	35	43	51	59	L	Н	Н	
	4	12	20	28	36	44	52	60	Н	L	L	
	5	13	21	29	37	45	53	61	Н	L	Н	
	6	14	22	30	38	46	54	62	Н	Н	L	
	7	15	23	31	39	47	55	63	Н	Н	Н	
SF ->	-	-		-	-	-	-	-	Х	Х	HH	< SF
	PO0	PO1	PO2	PO3	PO4	PO5	PO6	PO7				_
	PRO	OGRAN	MMING	ACC	ESS A	ND VE	RIFY	PIN				

NOTES

- 1. Logic Level Definitions: $L = V_{IL} = 0.5V(max.)$, $H = V_{IH} = 2.4V(min.)$, $HH = V_{IHH}$.
- 2. SF = Security Fuse (does not require voltage to the PO pin).

FIGURE II/2 - PROGRAMMING WAVEFORMS





PAGE 21

ISSUE '

2.3 <u>VARIANTS 09 TO 12</u>

Array fuses are programmed by executing the following programming sequence. Each fuse can be opened by selecting the appropriate Input Line (1 of 32) and then pulsing the correct Product Line (1 of 8). The levels for selecting Input Lines and Product Lines are shown in Tables II/3 and III/3.

- Step 1: Raise PGM ENABLE to VIHH.
- Step 2: Select an Input Line by applying appropriate levels to PI pins in accordance with Table II/3.
- Step 3: Select a Product Line group by applying appropriate logic levels to PA pins in accordance with Table III/3. The actual product line selected will be determined by the PO pin (described in step 5).
- Step 4: Raise OE to V_{IH}.
- Step 5: Raise the selected PO pin to VIHH.
- Step 6: Programme the fuse by pulsing V_{CC} to V_{IHH}.
- Step 7: Remove the output voltage.
- Step 8: Lower \overline{OE} to V_{IL} to enable device.
- Step 9: Pulse PGM VERIFY pin to V_{IH}.
- Step 10: Verify the blowing of the fuse by checking for a VOL at the selected PO pin.

NOTES


- If the fuse is still intact, steps 1 to 10 may be repeated until the fuse is successfully blown, but this shall not exceed 4 times. Do not apply additional pulses to a fuse once it is correctly programmed. Verification is possible only with the security fuse intact.
- 2. A single security fuse is provided on each device to discourage the unauthorised copying of fuse patterns. To programme the security fuse, follow the steps above omitting steps 2 and 10. Verification is achieved by verifying the entire fuse array. If the security fuse is blown, all other fuses will appear to be unblown.



PAGE 22

ISSUE 1

FIGURE 1/3 - PIN ASSIGNMENT IN PROGRAMMING MODE



NOTES 1. Set to $H = V_{IH}$.

TABLE I/3 - PROGRAMMING PARAMETERS, Tamb = +25°C

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT
1	Programme-pulse Voltage PO, PGM ENABLE, PI, PA, V _{CC}	V _{IHH}	10.25 to 10.75	V
2	Programme-pulse Current PO	инн	40 Max.	mA
3	Programme-pulse Current PGM ENABLE	Інн	15 Max.	mA
4	Programme-pulse Current PI, PA	Інн	10 Max.	mA
5	Programme-pulse Current I _{CC}	Инн	450 Max.	mA
6	Programme-pulse duration at V _{CC}	t _{w1}	10 to 50	μs
7	Pulse duration at PGM VERIFY	t _{w2}	100 Min.	ns
8	Set-up time	t _{su}	100 Min.	ns
9	Hold time	t _h	100 Min.	ns
10	Delay time from OE low to PGM VERIFY high	t _{d1}	100 Min.	ns
11	Delay time from PGM VERIFY high to valid output	t _{d2}	100 Min.	ns

PAGE 23

ISSUE 1

TABLE II/3 - INPUT LINE SELECT

INPUT LINE	INPUT LIN	E NUMBER -	ADDRESS PI	N STATES
No.	Pl2	Pl3	PI4	PI5
00	L	L	L	L
01	L	L	L	Н
02	L	L	L	HH
03	L	L	Н	L
04	L	L	Н	Н
05	L	L	Н	HH
06	L	L	HH	L
07	L	L	HH	Н
08	L	L	HH	HH
09	L	Н	L	Ļ
10	L	Н	L	Н
11	L	Н	L	HH
12	L	Н	Н	L
13	L	Н	Н	Н
14	L	Н	Н	HH
15	L	H	HH	L
16	L	Н	HH	Н
17	L	Н	HH	HH
18	L	HH	L	L
19	L	HH	L	Н
20	L	HH	L	HH
21	L	HH	Н	L
22	L	HH	Н	Н
23	L	HH	Н	HH
24	L	HH	HH	L
25	L	HH	HH	H
26	L	HH	HH	HH
27	Н	L	L	L
28	Н	L	L	Н
29	Н	L	L	HH
30	Н	L	Н	L
31	Н	L	H	Н
SF	X	Х	Х	X

NOTES: See Page 24.



PAGE 24

ISSUE 1


TABLE III/3 - PRODUCT TERM ADDRESSING

		Р	RODUC	T TERI	M				ERM SELECT PIN STATES		
			PA8	PA7							
0	8	16	24	32	40	48	56	L	L		
1	9	17	25	33	41	49	57	Н	L		
2	10	18	26	34	42	50	58	HH	L		
3	11	19	27	35	43	51	59	L	Н		
4	12	20	28	36	44	52	60	Н	Н		
5	13	21	29	37	45	53	61	НН	Н		
6	14	22	30	38	46	54	62	L	HH		
7	15	23	31	39	47	55	63	Н	HH		
-	-	-	-	_	SF	-	-	HH	HH		
PO19	PO18	PO17	PO12								
	PROGF	RAMMIN	PROGRAMMING ACCESS AND VERIFY PIN								

NOTES

- 1. Logic Level Definitions: $L = V_{IL} = 0.5V(max.)$, $H = V_{IH} = 2.4V(min.)$, $HH = V_{IHH}$, X = Don't Care.
- 2. SF = Security Fuse. When programmed, array verifies as totally blank.

FIGURE II/3 - PROGRAMMING WAVEFORMS






PAGE 25

ISSUE 1

FIGURE 3(c) - PROGRAMMING MATRIX






PAGE 26

ISSUE 1

FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 27

ISSUE 1

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} = Input Clamp Voltage.

I_{IC} = Input Clamp Diode Current.

PGM = Programme.

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 Deviations from Final Production Tests (Chart II)

(a) Para. 4.4 - Additional marking, as specified in Para. 4.5.4 of this specification, shall be added immediately prior to programming.

4.2.3 Deviations from Burn-in and Electrical Measurements (Chart III)

- (a) Para. 7.1.1(a), "High Temperature Reverse Bias" tests and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 7.1.1(b), "Power Burn-in" shall be performed for 168 hours. After programming, a further Power Burn-in of 168 hours shall be performed as part of the sequence specified in Figure 3(b) of this specification.
- (c) Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form, is required.

4.2.4 Deviations from Qualification Tests (Chart IV)

(a) Prior to Qualification testing, all devices to be subjected to qualification testing shall be programmed to the Qualification Pattern specified in Appendix 'A' of this specification.



PAGE 28

ISSUE 1

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

- (a) Prior to LAT1 testing, all devices to be subjected to LAT1 testing shall be programmed to the Qualification Pattern specified in Appendix 'A' of this specification, but see (c) below.
- (b) Prior to LAT2 testing, all devices to be subjected to LAT2 testing shall be programmed to either:-
 - (i) The Qualification Pattern specified in Appendix 'A' of this specification or,
 - (ii) A programme specified by the Orderer, but see (c) below.
- (c) LAT3 testing shall be performed on unprogrammed devices.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.75 grammes for the flat package, 3.5 grammes for the dual-in-line package and 0.60 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 <u>Lead Material and Finish</u>

For dual-in-line and flat packages, the material shall be Type 'G' with Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '4' or Type '7' in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 29

ISSUE 1

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	9304003018
Detail Specification Number	
Type Variant, as applicable ———	
Testing Level (B or C, as appropriate)	

4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

For programmed devices, a unique programme identifier shall be added. This identifier shall identify Programme, Programmer and date of programming.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0-5)$ °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at T_{amb} = +22 ±3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for High Temperature Reverse Bias Burn-in

Not applicable.

4.7.3 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5(b) of this specification.

4.7.4 Electrical Circuit for High Temperature Reverse Bias Burn-in

Not applicable.

4.7.5 Electrical Circuit for Power Burn-in

A circuit for use in performing the power burn-in tests is shown in Figure 5(b) of this specification.



PAGE 30

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

	CUADACTEDICTION	0)/14001	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	LINUT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 1)	MIN	MAX	UNIT
1	Functional Test 1	-	-	-	Verify Fuse Integrity $V_{IL} = 0V$, $V_{IH} = 4.5V$, $V_{IHH} = 10.75V$ $V_{CC} = 4.5V$, $GND = 0V$	-	-	
2	Functional Test 2	-	-		Verify Fuse Integrity $V_{IL} = 0V$, $V_{IH} = 5.5V$, $V_{IHH} = 10.75V$ $V_{CC} = 5.5V$, $GND = 0V$	-	-	-
3	Supply Current	lcc	3005	4(a)	V _{IN} (All Inputs) = 0V All Outputs Open V _{CC} = 5.5V, GND = 0V (Pin 20)	-	220	mA
4 to 13	Input Current Low Level	I _{IL}	3009	4(b)	V_{IN} (Under Test) = 0.4V V_{IN} (Remaining Inputs) = 5.5V V_{CC} = 5.5V, GND = 0V (Pins 1-2-3-4-5-6-7-8-9-11)	-	-200	μА
14 to 21	Input Current High Level 1	I _{IН1}	3010	4(c)	V_{IN} (Under Test) = 2.7V V_{IN} (Remaining Inputs) = 0V V_{CC} = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 12 (Pins 2-3-4-5-6-7-8-9)	-	20 25	μA
22 to 23	Input Current High Level 2	I _{IH2}	3010	4(c)	V _{IN} (Under Test) = 2.7V V _{IN} (Remaining Inputs) = 0V V _{CC} = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 12 (Pins 1-11)	-	50 25	μA
24 to 31	Input Current High Level 3	Інз	3010	4(c)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V V_{CC} = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 08 Variants 09 to 12 (Pins 2-3-4-5-6-7-8-9)		100 200 1.0	μΑ μΑ mA

NOTES: See Page 32.



PAGE 31

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIIV	IITS	UNIT
No.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 1)	MIN	MAX	UNIT
32 to 33	Input Current High Level 4	I _{IH4}	3010	4(c)	V _{IN} (Under Test) = 5.5V V _{IN} (Remaining Inputs) = 0V V _{CC} = 5.5V, GND = 0V Variants 01 to 08 Variants 09 to 12 (Pins 1-11)	-	200 1.0	µА ММ
34 to 41	Output Voltage Low Level	V _{OL}	3007	4(d)	V_{IL} = 0.8V, V_{IH} = 2.0V I_{OL} = 12mA V_{CC} = 4.5V, GND = 0V Note 2 (Pins 12-13-14-15-16-17-18-19)	-	0.5	V .
42 to 49	Output Voltage High Level	V _{OH}	3006	4(e)	V_{IL} = 0.8V, V_{IH} = 2.0V I_{OH} = 2.0mA V_{CC} = 4.5V, GND = 0V Note 2 (Pins 12-13-14-15-16-17-18-19)	2.4	-	V
50 to 55	Output Leakage Current Third State 1 (High Level Applied)	l _{OZH1}	3006	4(f)	V_{IL} = 0.8V, V_{IH} = 2.0V V_{OUT} = 2.7V V_{CC} = 5.5V, GND = 0V Notes 2 and 3 (Pins 13-14-15-16-17-18)	-	100	μА
56 to 57	Output Leakage Current Third State 2 (High Level Applied)	lozh2	3006	4(f)	V_{IL} = 0.8V, V_{IH} = 2.0V V_{OUT} = 2.7V V_{CC} = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 12 Note 2 (Pins 12-19)	-	20 100	μA
58 to 63	Output Leakage Current Third State 1 (Low Level Applied)	l _{OZL1}	3006	4(g)	V _{IL} = 0.8V, V _{IH} = 2.0V V _{OUT} = 0.4V V _{CC} = 5.5V, GND = 0V Notes 2 and 3 (Pins 13-14-15-16-17-18)	-	- 250	μА
64 to 65	Output Leakage Current Third State 2 (Low Level Applied)	lozl2	3006	4(g)	V_{IL} = 0.8V, V_{IH} = 2.0V V_{OUT} = 0.4V V_{CC} = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 12 Note 2 (Pins 12-19)	-	-20 -100	μA

NOTES: See Page 32.



PAGE 32

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	UNIT
INO.	CHANACTERISTICS	STWIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 1)	MIN	MAX	OIVIT
66 to 81	Input Clamp Voltage	V _{IC}	-	4(h)	I _{IN} (Under Test) = - 18mA Remaining Inputs Open V _{CC} = 4.5V, GND = 0V (Pins 1-2-3-4-5-6-7-8-9-11- 13-14-15-16-17-18)	-	−1.5	V
82 to 89	Short Circuit Output Current	los	3011	4(i)	V_{IL} = 0.8V, V_{IH} = 2.0V V_{OUT} (Under Test) = 0.5V Remaining Outputs Open V_{CC} = 5.5V, GND = 0V Variants 01 to 08 Variants 09 to 12 Notes 2 and 4 (Pins 12-13-14-15-16-17-18-19)	- 30 - 30	- 250 - 130	mA

NOTES

- 1. To be performed on unprogrammed devices only.
- 2. The Manufacturer's input sequence is to be used to activate output conditions via internal circuitry.
- 3. The measurement includes the input currents I_{IL} and I_{IH} .
- 4. No more than one output should be shorted at a time and the duration shall not exceed 1 second.
- 5. Guaranteed but not tested, with LTPD10.



PAGE 33

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

	CLIADACTEDISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	UNIT
No.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 1)	MIN	MAX	UNIT
90 to 93	Propagation Delay Low to High (I to O) (I to I/O) (I/O to I/O) (I/O to O)	t _{PLH}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12		15 12 10	ns
94 to 97	Propagation Delay High to Low (I to O) (I to I/O) (I/O to I/O) (I/O to O)	t _{PHL}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12		15 12 10	ns
98 to 101	Output Enable Time High Impedance to Low Output (I to O) (I to I/O) (I/O to I/O) (I/O to O)	^t PZL	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12		15 14 12	ns
102 to 105	Output Enable Time High Impedance to High Output (I to O) (I to I/O) (I/O to I/O) (I/O to O)	₹PZH	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12	I I I	15 14 12	ns

NOTES: See Page 32.

PAGE 34

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

No	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST	TEST CONDITIONS	LIM	UNIT	
No.				FIG.	(PINS UNDER TEST) (NOTE 1)	MIN	MAX	OIVIT
106 to 109	Output Disable Time Low Output to High Impedance (I to O) (I to I/O) (I/O to I/O) (I/O to O)	^t PLZ	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12		15 12 10	ns
110 to 113	Output Disable Time High Output to High Impedance (I to O) (I to I/O) (I/O to I/O) (I/O to O)	t _{PHZ}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12		15 12 10	ns

NOTES: See Page 32.



PAGE 35

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES - d.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	UNIT
INO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 1)	MIN	MAX	UNIT
1	Functional Test 1	•	•	1	Verify Fuse Integrity $V_{IL} = 0V$, $V_{IH} = 4.5V$, $V_{IHH} = 10.75V$ $V_{CC} = 4.5V$, $GND = 0V$	-	•	-
2	Functional Test 2	-			Verify Fuse Integrity $V_{IL} = 0V$, $V_{IH} = 5.5V$, $V_{IHH} = 10.75V$ $V_{CC} = 5.5V$, $GND = 0V$	-	•	-
3	Supply Current	lcc	3005	4(a)	V _{IN} (All Inputs) = 0V All Outputs Open V _{CC} = 5.5V, GND = 0V (Pin 20)	-	220	mA
4 to 13	Input Current Low Level	lı∟	3009	4(b)	V _{IN} (Under Test) = 0.4V V _{IN} (Remaining Inputs) = 5.5V V _{CC} = 5.5V, GND = 0V (Pins 1-2-3-4-5-6-7-8-9-11)	.	-200	μA
14 to 21	Input Current High Level 1	I _{IH1}	3010	4(c)	V_{IN} (Under Test) = 2.7V V_{IN} (Remaining Inputs) = 0V V_{CC} = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 12 (Pins 2-3-4-5-6-7-8-9)	-	20 25	µА
22 to 23	Input Current High Level 2	I _{IH2}	3010	4(c)	V _{IN} (Under Test) = 2.7V V _{IN} (Remaining Inputs) = 0V V _{CC} = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 12 (Pins 1-11)		50 25	μA
24 to 31	Input Current High Level 3	I _{IH3}	3010	4(c)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V V_{CC} = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 08 Variants 09 to 12 (Pins 2-3-4-5-6-7-8-9)	-	100 200 1.0	μΑ μΑ mA



PAGE 36

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES - d.c. PARAMETERS (CONT'D)

Ne	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	LINIT
No.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 1)	MIN	MAX	UNIT
32 to 33	Input Current High Level 4	I _{IH4}	3010	4(c)	V _{IN} (Under Test) = 5.5V V _{IN} (Remaining Inputs) = 0V V _{CC} = 5.5V, GND = 0V Variants 01 to 08 Variants 09 to 12 (Pins 1-11)		200 1.0	μA mA
34 to 41	Output Voltage Low Level	V _{OL}	3007	4(d)	V_{IL} = 0.8V, V_{IH} = 2.0V I_{OL} = 12mA V_{CC} = 4.5V, GND = 0V Note 2 (Pins 12-13-14-15-16-17-18-19)	-	0.5	V
42 to 49	Output Voltage High Level	V _{OH}	3006	4(e)	V_{IL} = 0.8V, V_{IH} = 2.0V I_{OH} = 2.0mA V_{CC} = 4.5V, GND = 0V Note 2 (Pins 12-13-14-15-16-17-18-19)	2.4	-	V
50 to 55	Output Leakage Current Third State 1 (High Level Applied)	I _{OZH1}	3006	4(f)	V_{IL} = 0.8V, V_{IH} = 2.0V V_{OUT} = 2.7V V_{CC} = 5.5V, GND = 0V Notes 2 and 3 (Pins 13-14-15-16-17-18)	-	100	μА
56 to 57	Output Leakage Current Third State 2 (High Level Applied)	lozh2	3006	4(f)	$V_{IL} = 0.8V, \ V_{IH} = 2.0V$ $V_{OUT} = 2.7V$ $V_{CC} = 5.5V, \ GND = 0V$ $Variants \ 01 \ to \ 04$ $Variants \ 05 \ to \ 12$ $Note \ 2$ $(Pins \ 12-19)$	-	20 100	μA
58 to 63	Output Leakage Current Third State 1 (Low Level Applied)	l _{OZL1}	3006	4(g)	V_{IL} = 0.8V, V_{IH} = 2.0V V_{OUT} = 0.4V V_{CC} = 5.5V, GND = 0V Notes 2 and 3 (Pins 13-14-15-16-17-18)	-	- 250	μА
64 to 65	Output Leakage Current Third State 2 (Low Level Applied)	lOZL2	3006	4(g)	V_{IL} = 0.8V, V_{IH} = 2.0V V_{OUT} = 0.4V V_{CC} = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 12 Note 2 (Pins 12-19)	-	-20 -100	μA

PAGE 37

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES - d.c. PARAMETERS (CONT'D)

N	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
No.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 1)	MIN	MAX	UNIT
66 to 81	Input Clamp Voltage	V _{IC}	·	4(h)	I _{IN} (Under Test) = -18mA Remaining Inputs Open V _{CC} = 4.5V, GND = 0V (Pins 1-2-3-4-5-6-7-8-9-11- 13-14-15-16-17-18)	-	-1.5	V
82 to 89	Short Circuit Output Current	los	3011	4(i)	V_{IL} = 0.8V, V_{IH} = 2.0V V_{OUT} (Under Test) = 0.5V Remaining Outputs Open V_{CC} = 5.5V, GND = 0V Variants 01 to 08 Variants 09 to 12 Notes 2 and 4 (Pins 12-13-14-15-16-17-18-19)	- 30 - 30	- 250 - 130	mA



PAGE 38

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES - a.c. PARAMETERS

Na	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	UNIT
No.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 1)	MIN	MAX	UNIT
90 to 93	Propagation Delay Low to High (I to O) (I to I/O) (I/O to I/O) (I/O to O)	[†] PLH	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12	1 1 1	15 12 10	ns
94 to 97	Propagation Delay High to Low (I to O) (I to I/O) (I/O to I/O) (I/O to O)	tPHL	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12	1 1 1	15 12 10	ns
98 to 101	Output Enable Time High Impedance to Low Output (I to O) (I to I/O) (I/O to I/O) (I/O to O)	^t PZL	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12		15 14 12	ns
102 to 105	Output Enable Time High Impedance to High Output (I to O) (I to I/O) (I/O to I/O) (I/O to O)	^t РZН	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12		15 14 12	ns



PAGE 39

ISSUE 1

<u>TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES - a.c. PARAMETERS (CONT'D)</u>

Na	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
No.	CHARACTERISTICS	STWIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 1)	MIN	MAX	OIVIT
106 to 109	Output Disable Time Low Output to High Impedance (I to O) (I to I/O) (I/O to I/O) (I/O to O)	^t PLZ	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12	1 1 1	15 12 10	ns
110 to 113	Output Disable Time High Output to High Impedance (I to O) (I to I/O) (I/O to I/O) (I/O to O)	t _{PHZ}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12		15 12 10	ns




PAGE 40

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - SUPPLY CURRENT

FIGURE 4(b) - INPUT CURRENT LOW LEVEL




NOTES

1. Each input to be tested separately.


FIGURE 4(c) - INPUT CURRENT HIGH LEVEL

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL



NOTES

1. Each input to be tested separately.



- Manufacturer's Input sequence or Programmed Test sequence.
- 2. Each output to be tested separately.



PAGE 41


ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL

Vcc loh **INPUT CONDITIONS** (NOTE 1)

FIGURE 4(f) - OUTPUT LEAKAGE CURRENT HIGH LEVEL APPLIED



NOTES

- Manufacturer's Input sequence or Programmed Test sequence.
- 2. Each output to be tested separately.

GND

NOTES

2. Each output to be tested separately.

Manufacturer's Input sequence or Programmed Test sequence.

FIGURE 4(g) - OUTPUT LEAKAGE CURRENT LOW LEVEL APPLIED





FIGURE 4(h) - INPUT CLAMP VOLTAGE



NOTES

- Manufacturer's Input sequence or Programmed Test sequence.
- 2. Each output to be tested separately.

NOTES


1. Each input to be tested separately.

PAGE 42

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - SHORT CIRCUIT OUTPUT CURRENT



- 1. Manufacturer's input sequence or programmed test sequence.
- 2. Each output to be tested separately.




PAGE 43

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - PROPAGATION DELAY


a.c. MEASUREMENT LOAD CIRCUIT



VOLTAGE WAVEFORMS

PROPAGATION DELAY

ENABLE/DISABLE



NOTES

- 1. C_L includes probe and jig capacitance and is 50pF for t_{pd} and t_{en}, 5.0pF for t_{dis}.
- 2. When measuring propagation delay times, switch S1 is closed.
- 3. All input pulses have the following characteristics: PRR \leq 10MHz, t_r and t_f = 2.0ns, Duty Cycle = 50%.
- 4. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.



Rev. 'A'

PAGE 44

ISSUE 1

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3	Supply Current	lcc	As per Table 2	As per Table 2	±22 or (1) ±10	mA %
4 to 13	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	±20	μА
14 to 21	Input Current High Level 1	l _{IH1}	As per Table 2	As per Table 2 Variants 01 to 04 Variants 05 to 12	±5.0 or (1) ±1.0 ±1.25	% µA
22 to 23	Input Current High Level 2	I _{IH2}	As per Table 2	As per Table 2 Variants 01 to 04 Variants 05 to 12	±5.0 or (1) ±2.5 ±1.25	% µA
34 to 41	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	±50 or (1) ±10	mV %
42 to 49	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240 or (1) ± 10	mV %
50 to 55	Output Leakage Current Third State 1 (High Level Applied)	l _{OZH1}	As per Table 2	As per Table 2	±10 or (1) ±10	μ A %
56 to 57	Output Leakage Current Third State 2 (High Level Applied)	I _{OZH2}	As per Table 2	As per Table 2 Variants 01 to 04 Variants 05 to 12	±2.0 ±10	μΑ
58 to 63	Output Leakage Current Third State 1 (Low Level Applied)	l _{OZL1}	As per Table 2	As per Table 2	±25 or (1) ±10	μA %
64 to 65	Output Leakage Current Third State 2 (Low Level Applied)	l _{OZL2}	As per Table 2	As per Table 2 Variants 01 to 04 Variants 05 to 12	± 2.0 ± 10	μA

NOTES

1. Whichever is greater, referred to the initial value.

PAGE 45

ISSUE 1

TABLE 5(a) - CONDITIONS FOR HIGH TEMPERATURE REVERSE BIAS BURN-IN

Not applicable.

TABLE 5(b) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS


No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0 - 5)	°C
2	Outputs - (Pins 12-13-14-15-16-17-18-19)	V _{OUT}	V _{CC}	٧
3	Inputs - (Pins 1-2-3-4-5-6-7-8-9-11)	V _{IN}	V_{GEN}	Vac
4	Pulse Voltage	V_{GEN}	0.5 to 3.0	Vac
5	Pulse Frequency Square Wave	* f	100k 50% Duty Cycle $t_r = t_f \le 10 \text{ ns}$	Hz
6	Positive Supply Voltage (Pin 20)	V _{CC}	5.5 (+0-0.5)	V
7	Negative Supply Voltage (Pin 10)	GND	0	V

NOTES

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR HIGH TEMPERATURE REVERSE BIAS BURN-IN

Not applicable.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS



^{1.} Input Protection Resistor = Output Load = $470\Omega \pm 5\%$.



PAGE 46

ISSUE 1

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(b) of this specification.

4.8.5 Electrical Circuit for Operating Life Tests

A circuit for use in performing the operating life test is shown in Figure 5(b) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

Not applicable.



PAGE 47

ISSUE 1

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING - d.c. PARAMETERS

No.	CHARACTERISTICS	SVMROL	TEST METHOD		TEST CONDITIONS	CHANGE LIMITS	LIM	ITS	UNIT
INO.	OHARAO I ERIO 1100	3 TIVIDOL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 1)	(Δ)	MIN	MAX	ONIT
1	Functional Test 1	-	•	,	Verify Programmed Truth Table V _{IL} = 0V, V _{IH} = 4.5V V _{CC} = 4.5V, GND = 0V	-	-	-	-
2	Functional Test 2	-	-		Verify Programmed Truth Table V _{IL} = 0V, V _{IH} = 5.5V V _{CC} = 5.5V, GND = 0V	-	-	-	-
3	Supply Current	cc	3005	4(a)	V _{IN} (All Inputs) = 0V All Outputs Open V _{CC} = 5.5V, GND = 0V (Pin 20)	± 22	•	220	mA
4 to 13	Input Current Low Level	ЦL	3009	4(b)	V _{IN} (Under Test) = 0.4V V _{IN} (Remaining Inputs) = 5.5V V _{CC} = 5.5V, GND = 0V (Pins 1-2-3-4-5-6-7-8-9-11)	±20	-	-200	μA
14 to 21	Input Current High Level 1	l _{IH1}	3010	4(c)	V_{IN} (Under Test) = 2.7V V_{IN} (Remaining Inputs) = 0V V_{CC} = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 12 (Pins 2-3-4-5-6-7-8-9)	±2.0 ±2.5		20 25	μА
	Input Current High Level 2	I _{IH2}	3010	4(c)	V _{IN} (Under Test) = 2.7V V _{IN} (Remaining Inputs) = 0V V _{CC} = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 12 (Pins 1-11)	±5.0 ±2.5	•	50 25	μA
	Input Current High Level 3	I _{IH3}	3010	4(c)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V V_{CC} = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 08 Variants 09 to 12 (Pins 2-3-4-5-6-7-8-9)	-	1 1	100 200 1.0	μΑ μΑ mA



PAGE 48

ISSUE 1

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING - d.c. PARAMETERS (CONT'D)

NI-	OLIADA OTEDIOTICO	eympol	TEST METHOD	TEST	TEST CONDITIONS	CHANGE LIMITS	LIIV	- 200 - 1.0 - 0.5	LINUT
No.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 1)	(Δ)	MIN	MAX	UNIT
32 to 33	Input Current High Level 4	I _{IH4}	3010	4(c)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V V_{CC} = 5.5V, GND = 0V Variants 01 to 08 Variants 09 to 12 (Pins 1-11)	, ,	-		μA mA
34 to 41	Output Voltage Low Level	V _{OL}	3007	4(d)	V_{IL} = 0.8V, V_{IH} = 2.0V I_{OL} = 12mA V_{CC} = 4.5V, GND = 0V Note 2 (Pins 12-13-14-15-16-17- 18-19)	± 0.05	•	0.5	V
42 to 49	Output Voltage High Level	V _{OH}	3006	4(e)	V_{IL} = 0.8V, V_{IH} = 2.0V I_{OH} = 2.0mA V_{CC} = 4.5V, GND = 0V Note 2 (Pins 12-13-14-15-16-17- 18-19)	± 0.24	2.4	-	V
50 to 55	Output Leakage Current Third State 1 (High Level Applied)	l _{OZH1}	3006	4(f)	V _{IL} = 0.8V, V _{IN} = 2.0V V _{OUT} = 2.7V V _{CC} = 5.5V, GND = 0V Notes 2 and 3 (Pins 13-14-15-16-17-18)	±10	-	100	μА
56 to 57	Output Leakage Current Third State 2 (High Level Applied)	I _{OZH2}	3006	4(f)	V_{IL} = 0.8V, V_{IH} = 2.0V V_{OUT} = 2.7V V_{CC} = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 12 Note 2 (Pins 12-19)	± 2.0 ± 10	-		μА
58 to 63	Output Leakage Current Third State 1 (Low Level Applied)	l _{OZL1}	3006	4(g)	V_{IL} = 0.8V, V_{IN} = 2.0V V_{OUT} = 0.4V V_{CC} = 5.5V, GND = 0V Notes 2 and 3 (Pins 13-14-15-16-17-18)	± 25	-	- 250	μΑ
64 to 65	Current	l _{OZL2}	3006	4(g)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $V_{OUT} = 0.4V$ $V_{CC} = 5.5V, GND = 0V$ Variants 01 to 04 Variants 05 to 12 Note 2 (Pins 12-19)	± 2.0 ± 10		-20 -100	μΑ



PAGE 49

ISSUE 1

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING - d.c. PARAMETERS (CONT'D)

Nie	OLIADA OTEDIOTICO	TERISTICS SYMBOL METH	TEST METHOD	D TEST TEST CONDITIONS LIMITS		CHANGE	LIM	IITS	LINUT
No.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 1)	(Δ)	MIN	MAX	UNIT
66 to 81	Input Clamp Voltage	V _{IC}	-	4(h)	I _{IN} (Under Test) = - 18mA Remaining Inputs Open V _{CC} = 4.5V, GND = 0V (Pins 1-2-3-4-5-6-7-8-9-11- 13-14-15-16-17-18)	-	-	-1.5	V
82 to 89	Short Circuit Output Current	los	3011	4(i)	$V_{IL}=0.8\dot{V},\ V_{IH}=2.0V$ V_{OUT} (Under Test) = 0.5V Remaining Outputs Open $V_{CC}=5.5V,\ GND=0V$ Variants 01 to 08 Variants 09 to 12 Notes 2 and 4 (Pins 12-13-14-15-16-17-18-19)		-30 -30	- 250 - 130	mA

- 1. To be performed on programmed devices only.
- 2. The appropriate Truth Table for the programmed device shall be used.
- 3. The measurement includes the input currents I_{IL} and I_{IH}.
- 4. No more than one output should be shorted at a time and the duration shall not exceed 1 second.
- 5. Measurements shall be performed on 100% basis go-no-go. The test pins given relate only to the Manufacturer's Qualification programme and shall be amended accordingly for other programmes.



PAGE 50

ISSUE 1

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING - a.c. PARAMETERS

	OLIADA OTEDIOTICO	CVMPOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	1.16.117
No.	CHARACTERISTICS	STIMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 1)	MIN	MAX	UNIT
90 to 93	Propagation Delay Low to High (I1 to O1) (I2 to I/O6) (I/O2 to I/O6) (I/O3 to O1)	^t PLH	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12 Pins 1 to 12 2 to 18 14 to 18 15 to 12	1 1 1	15 12 10	ns
94 to 97	Propagation Delay High to Low (I1 to O1) (I2 to I/O6) (I/O2 to I/O6) (I/O3 to O1)	^t PHL	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12 Pins 1 to 12 2 to 18 14 to 18 15 to 12		15 12 10	ns
	Output Enable Time High Impedance to Low Output (I4 to O1) (I5 to I/O1) (I/O1 to I/O4)	t _{PZL}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12 Pins 4 to 12 5 to 13 13 to 16		15 14 12	ns



PAGE 51

ISSUE 1

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING - a.c. PARAMETERS (CONT'D)

Na	CHARACTERISTICS	evado.	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	LINUT
No.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 1)	MIN	MAX	UNIT
to	Output Enable Time High Impedance to High Output (I4 to O1) (I5 to I/O1) (I/O1 to I/O4)	tРZН	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12 Pins 4 to 12 5 to 13 13 to 16		15 14 12	ns
to	Output Disable Time Low Output to High Impedance (I4 to O1) (I5 to I/O1) (I/O1 to I/O4)	^t PLZ	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12 Pins 4 to 12 5 to 13 13 to 16		15 12 10	ns
to	Output Disable Time High Output to High Impedance (I4 to O1) (I5 to I/O1) (I/O1 to I/O4)	t _{PHZ}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12 Pins 4 to 12 5 to 13 13 to 16	1 1	15 12 10	ns



PAGE 52

ISSUE 1

APPENDIX 'A'

Page 1 of 2

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

QUALIFICATION PROGRAMMING PATTERN

Variants 01 to 04 Variants 05 to 08 Variants 09 to 12 Family Code = 9A17 Family Code = A117 Family Code = 0B17 Checksum = 9AA0 Checksum = 9AA0 Checksum = 9AA0

QP20 QF2048

L0000

PRODUCT															INI	-U-	ا ا	NE	S													
LINES	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
0	1	1	1	1	1	1	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1	1	1	1	0	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2	0	1	0	1	0	1	0	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
3	0	1	0	1	0	1	0	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
4	0	1	0	1	0	1	0	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
5	0	1	0	1	0	1	0	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1.	0	1	1	0	1	1	1	0	1	0
6	0	1	0	1	0	1	0	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
7	0	1	0	1	0	1	0	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
8	1	1	1	1	1	1	1	1	1	0	1	1	1	0	1	1	0	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1
9	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
L0320 (2)																																
10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
11	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
12	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
13	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
14	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
15	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
16	1	1	1	1	1	1	1	1	1	0	1	1	0	1	1	1	1	0	1	1	1	1	1	1	1	1	1	0	1	1	1	1
17	0	1	0	1	0	1	0	1	1	1	1	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	이
18	0	1	0	1	0	1	0	1	1	1	1	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
19	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
L0640 (2)																				_			_			_	_		_			
20	ľ	1	0	1	0	1	0	1	1	1	1	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
21	0	1	0	1	0	.1	0	1	1	1	1	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
22	0	1	0	1	0	1	0	1	1	1	1	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
23	0	1	0	1	0	1	0	1	1	1	1	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
24	1	1	1	1	1	1	1	1	1	0	1	1	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1
25	0	1	0	1	0	1	0	1	1	1	0	1	1	1	1	1	1	1	1	0	0	1	O	1	1	U	1	1	1	0	1	0
26	0	1	0	1	0	1	0	1	1	1	0	1	1	1	1	1	1	1	1	0	0	1	0	1	1	0	1	1	1	U	1	9
27	0	1	0	1	0	1	0	1	1	1	0	1	1	1	1	1	1	1	1	0	0	1	0	1	1	U	1	1	1	U	7	0
28	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	U	0	U	0	0	0	0	0	0
29	0	1	0	1_	0	1_	0	1	1	_1_	0	1	1	1	1_	1	1_	1	1	0	0	1	0	1_	1	0	1	1	1_	0	1	0

L0960 (2)



PAGE 53

ISSUE 1

APPENDIX 'A'

Page 2 of 2

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

QUALIFICATION PROGRAMMING PATTERN (CONT'D)

LINES 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 30 0 1 0 1 0 1 0 1 0 1 1 1 1 1 0 1 1 1 1	
31	29 30 3
32	0 1
33	0 1
34	1 1
35	1 0
36	1 0
37	1 0
38	1 0
L1280 (2) 40 1 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 0 1	0 0
L1280 (2) 40	1 0
L1280 (2) 40	1 0
41	
42	1 1
43	1 0
44	1 0
45	1 0
46	1 0
47	1 0
48	0 0
49	1 0
L1600 (2) 50	1 1
50	1 0
51	
52	1 0
53	1 0
54	1 0
55 00000000000000000000000000000	1 0
	1 0
56 111111110011101111111111111111	0 0
	1 1
57 0000000000000000000000000000000	0 0
58 10101011111011101101010001010	1 0
59 10101011111011101101010001010	1 0
L1920 (2)	
60 1010101111011101101010101010	1 0
61 10101011111011101101010101010	1 0
62 10101011111011101101010101010	1 0
63 1 0 1 0 1 0 1 1 1 1 1 0 1 1 1 0 1 1 0 1	1 0

C9AA0

- 1. 1 = Retained fuse, 0 = Blown fuse.
- 2. Intermediate sum.