

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, HIGH PERFORMANCE PROGRAMMABLE ARRAY LOGIC CIRCUIT, BASED ON TYPE PAL20L8

ESCC Detail Specification No. 9304/007

## ISSUE 1 October 2002





#### **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 50

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, HIGH PERFORMANCE PROGRAMMABLE ARRAY LOGIC CIRCUIT, BASED ON TYPE PAL20L8

ESA/SCC Detail Specification No. 9304/007



# space components coordination group

		Approved by		
Issue/Rev. Date		SCCG Chairman	ESA Director General or his Deputy	
Issue 1	May 1993	Tommer's	t, lat	
Revision 'A'	January 1994	Tommens	7. leit	



Rev. 'A'

PAGE 2

ISSUE 1

#### **DOCUMENTATION CHANGE NOTICE**

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
	Rev. Date	P1. Cover Page P2. DCN P41. Table 4	ltem	Approved DCR No.  None None 221093



PAGE 3

ISSUE 1

#### TABLE OF CONTENTS

1.	GENERAL		Page 5
1.1	Scope		5
1.2	Component Type Variants		5
1.3	Maximum Ratings		5
1.4	Parameter Derating Information		5
1.5	Physical Dimensions		5
1.6	Pin Assignment		5
1.7	Programming Procedure		5
1.8	Programming Matrix		5
1.9	Functional Diagram		5
1.10	Handling Precautions		5
2.	APPLICABLE DOCUMENTS		24
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS		24
4.	REQUIREMENTS		24
4.1	General		24
4.2	Deviations from Generic Specification		24
4.2.1	Deviations from Special In-process Controls		24
4.2.2	Deviations from Final Production Tests		24
4.2.3	Deviations from Burn-in and Electrical Measurements		24
4.2.4	Deviations from Qualification Tests		24
4.2.5	Deviations from Lot Acceptance Tests		25
4.3	Mechanical Requirements		25
4.3.1	Dimension Check		25
4.3.2	Weight		25
4.4	Materials and Finishes		25 25
4.4.1 4.4.2	Case Lead Material and Finish		25 25
4.4.2 4.5	Marking		25 25
4.5 4.5.1	General		25 25
4.5.1	Lead Identification		25 25
4.5.2	The SCC Component Number		26
4.5.4	Traceability Information		26
4.6	Electrical Measurements		26
4.6.1	Electrical Measurements at Room Temperature		26
4.6.2	Electrical Measurements at High and Low Temperatures		26
4.6.3	Circuits for Electrical Measurements		26
4.7	Burn-in Tests		26
4.7.1	Parameter Drift Values		26
4.7.2	Conditions for High Temperature Reverse Bias Burn-in		26
4.7.3	Conditions for Power Burn-in	•	26
4.7.4	Electrical Circuit for High Temperature Reverse Bias Burn-in		26
4.7.5	Electrical Circuit for Power Burn-in		26
4.8	Environmental and Endurance Tests		43
4.8.1	Electrical Measurements on Completion of Environmental Tests		43
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests		43
4.8.3	Electrical Measurements on Completion of Endurance Tests		43
4.8.4	Conditions for Operating Life Test		43
4.8.5	Electrical Circuit for Operating Life Tests		43
4.8.6	Conditions for High Temperature Storage Test		43
4.9	Total Dose Irradiation Testing		43



PAGE 4

		<u>Page</u>
TABLE	<u>ss</u>	
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2 ′	Electrical Measurements at Room Temperature - d.c. Parameters	27
	Electrical Measurements at Room Temperature - a.c. Parameters	30
3	Electrical Measurements at High and Low Temperatures - d.c. Parameters	32
	Electrical Measurements at High and Low Temperatures - a.c. Parameters	35
4	Parameter Drift Values	41
5(a)	Conditions for Burn-in High Temperature Reverse Bias Burn-in	42
5(b)	Conditions for Power Burn-in and Operating Life Tests	42
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of EnduranceTesting - d.c. Parameters	44
	Electrical Measurements on Completion of Environmental Tests and at Intermediate	47
	Points and on Completion of EnduranceTesting - a.c. Parameters	
FIGUR	<u>res</u>	
1	Parameter Derating Information	6
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Programming Procedure	12
3(c)	Programming Matrix	22
3(d)	Functional Diagram	23
4	Circuits for Electrical Measurements	37
5(a)	Electrical Circuit for High Temperature Reverse Bias Burn-in	42
5(b)	Electrical Circuit for Power Burn-in and Operating Life Tests	42
	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for Texas Instruments (F)	49



PAGE

ISSUE 1

5

#### 1. **GENERAL**

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, High Performance Programmable Array Logic Circuit, based on Type PAL20L8. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

As per Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 PROGRAMMING PROCEDURE

As per Figure 3(b).

#### 1.8 PROGRAMMING MATRIX

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 500Volts.



PAGE 6

#### TABLE 1(a) - TYPE VARIANTS

VARIANT	BASED ON TYPE	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	20L8-20	FLAT	2(a)	G4
02	20L8-20	* D.I.L.	2(b)	G4
03	20L8-20	CHIP CARRIER	2(c)	7
04	20L8-20	CHIP CARRIER	2(c)	4
05	20L8-10	FLAT	2(a)	G4
06	20L8-10	D.I.L.	2(b)	G4
07	20L8-10	CHIP CARRIER	2(c)	7
08	20L8-10	CHIP CARRIER	2(c)	4

#### TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	NOTES
1	Supply Voltage	V <sub>CC</sub>	7.0	V	Note 1
2	Input Voltage (Operating Condition)	V <sub>IN</sub>	5.5	٧	Note 1
3	Input Voltage (Programming and Test)	V <sub>IN</sub>	10.75	V	<u>-</u>
4	Voltage applied to a disabled output	V <sub>OUT</sub>	5.5	V	Note 1
5	Power Dissipation (Programmed) Variants 01 to 04 Variants 05 to 08	P <sub>D</sub>	0.99 1.21		W
6	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	T <sub>amb</sub>
7	Storage Temperature Range	T <sub>stg</sub>	65 to + 150	°C	-
8	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 265 + 245	°C	Note 2 Note 3

#### NOTES

- 1. These ratings apply except for programming pins during a programming cycle.
- 2. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 3. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

#### **FIGURE 1 - PARAMETER DERATING INFORMATION**

Not applicable.




PAGE

ISSUE 1

#### **FIGURE 2 - PHYSICAL DIMENSIONS**

#### FIGURE 2(a) - FLAT PACKAGE, 24-PIN



SYMBOL	MILLIM	ETRES	NOTES
STIVIBOL	MIN	MAX	NOTES
Α	1.39	2.16	
b	0.38	0.56	8
С	0.08	0.23	8
D	12.30	-	4
Е	8.50	10.10	
E1	10.16	TYPICAL	4
е	1.27	TYPICAL.	5, 9
e1	1.10	TYPICAL	5, 9
L	6.98	10.16	
L1	24.13	30.48	
Q	0.25	1.02	2
S	0.71	1.27	7

NOTES: See Page 10.




PAGE

ISSUE 1

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 24-PIN



CVMDOL	MILLIM	NOTEO	
SYMBOL	MIN	MAX	NOTES
Α	-	5.08	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	31.50	32.51	4
E	6.22	7.62	4
E1	7.37	8.13	
е	2.54	TYPICAL	6, 9
F	1.27	TYPICAL	
H	0.69	-	8
L	3.30	5.08	8
Q	0.51	-	3
S	-	2.54	7
α	0°	15°	10

NOTES: See Page 10.




PAGE

ISSUE 1

9

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(c) - SQUARE CHIP CARRIER PACKAGE, 28 TERMINAL



SYMBOL	MILLIM	NOTES	
STIVIBOL	MIN.	MIN. MAX.	
Α	11.23	11.63	
В	10.31	11.63	
С	0.25	0.51	11
· D	0.89	1.14	12
E	1.14	1.40	8
F	0.56	0.71	8
G	1.27 TYPICAL		5, 9
Н	1.63		

NOTES: See Page 10.



PAGE 10

ISSUE -

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(c) INCLUSIVE


- 1. Index area: a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(c).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 22 spaces for flat and dual-in-line packages. 24 spaces for chip carrier packages.
- 10. Lead centre when  $\alpha$  is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.



PAGE 11

ISSUE 1

#### FIGURE 3(a) - PIN ASSIGNMENT



#### FLAT PACKAGES AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

(TOP VIEW)

FLAT PACKAGE AND DUAL-IN-LINE PIN OUTS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 CHIP CARRIER PIN OUTS 2 3 4 5 6 7 9 10 11 12 13 14 16 17 18 19 20 21 23 24 25 26 27 28

(TOP VIEW)



PAGE 12

ISSUE 1

#### FIGURE 3(b) - PROGRAMMING PROCEDURE

#### 1. GENERAL

Devices shall be programmed in accordance with the following sequence:-

- (a) The appropriate programme shall be selected, either:-
  - (i) The programme specified in Appendix 'A' to this specification for use during Qualification Testing, Extension of Qualification and during Endurance Testing during LAT2, or
  - (ii) A programme as supplied by the Orderer for use during Endurance Testing during Lot Acceptance Testing.
- (b) Marking as per Para. 4.5.4 of this specification.
- (c) The appropriate programming procedure as specified hereafter.
- (d) Pre burn-in electrical measurements at  $T_{amb} = -55$ , +22 and +125°C in accordance with Table 6 of this specification.
- (e) Check programming and electrical measurements yield >90% of the components submitted for programming.
- (f) Power burn-in of 168 hours in accordance with Table 5(b) of this specification.
- (g) Post burn-in electrical measurements at T<sub>amb</sub> = +22°C in accordance with Table 6 of this specification, PDA = 5% or 1 device whichever is the greater.
- (h) Preparation of a Certificate of Conformance which should contain information correlating a unique identifier with the Programme, Programmer and date of Programming.

#### 2. PROCEDURES

Programming procedures shall be as given in the following paragraphs.

#### 2.1 VARIANTS 01 TO 04

Array fuses are programmed executing the following programming sequence. Each fuse can be opened by selecting the appropriate Input Line (1 of 40) and then pulsing the correct Product Line (1 of 8). The levels for selecting Input Lines and Product Lines are shown in Tables II/1 and III/1.

- Step 1: Raise PGM ENABLE to VIHH.
- Step 2: Select an Input Line by applying appropriate levels to PI pins in accordance with Table II/1.
- Step 3: Select a Product Line group by applying appropriate levels to PA pins in accordance with Table III/1. The actual product line selected will be determined by the PO pin (described in step 5).
- Step 4: Raise OE to VIH.
- Step 5: Raise the selected PO pin to VIHH.
- Step 6: Programme the fuse by pulsing V<sub>CC</sub> to V<sub>IHH</sub>.
- Step 7: Remove the output voltage.
- Step 8: Lower  $\overline{OE}$  to  $V_{IL}$  to enable device.
- Step 9: Pulse PGM VERIFY pin to VIH.
- Step 10: Verify the blowing of the fuse by checking for a V<sub>OL</sub> at the selected PO pin.

- 1. If the fuse is still intact, steps 1 to 10 may be repeated until the fuse is successfully blown, but this shall not exceed 4 times. Do not apply additional pulses to a fuse once it is correctly programmed. Verification is possible only with the security fuse intact.
- A single security fuse is provided on each device to discourage the unauthorised copying of fuse patterns. To programme the security fuse, follow the steps above omitting steps 2, 5 and
   Verification is achieved by verifying the entire fuse array. If the security fuse is blown, all other fuses will appear to be unblown.




PAGE 13

ISSUE 1

#### FIGURE I/1 - PIN ASSIGNMENT IN PROGRAMMING MODE

#### PRODUCT TERM



#### **NOTES**

1. NC = Not Connected



PAGE 14

ISSUE 1

### TABLE I/1 - PROGRAMMING PARAMETERS, T<sub>amb</sub> = +25°C

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT
1	Programme-pulse Voltage	$V_{IHH}$	10.25 to 10.75	V
2	Programme-pulse Current PO	l <sub>IHH</sub>	50 Max.	mA
3	Programme-pulse Current PGM ENABLE, OE, PI, PA	Інн	25 Max.	mA
4	Programme-pulse Current I <sub>CC</sub>	I <sub>IHH</sub>	500 Max.	mA
5	Programme-pulse duration at PO	t <sub>w1</sub>	10 to 50	μs
6	Pulse duration at PGM VERIFY	t <sub>w2</sub>	100 Min.	ns
7	Set-up time	t <sub>su</sub>	100 Min.	ns
8	Hold time	t <sub>h</sub>	100 Min.	ns
9	Delay time from OE LOW to PGM VERIFY	t <sub>d1</sub>	100 Min.	ns
10	Delay time from PGM VERIFY pulse to valid output.	t <sub>d2</sub>	200 Min.	ns



PAGE 15

ISSUE 1

#### TABLE II/1 - INPUT LINE SELECT

INPUT LINE	INPUT LINE NUMBER - ADDRESS PIN STATES					LIEV	
No.	PI0	Pl1	Pl2	PI3	Pl4	PI5	HEX
0	L	L .	L	L	L.	L	00
1 2	L	L	L	L	L	H	01
3	L	L	L L	L 	H H	L	02
4	L	L	L	H		H L	03 04
5	L	L	L	Н	L L		1
6	L	L	L	Н	Н	H	05 06
7	L	L	L	Н	Н	Н	06 07
8	L	L	H	L		L	
9	L	L	H	L	L	H	08 09
10	L	L	H	L	Н	L	09 0A
11	L	L	H	L	H	H	OB
12	L	L	H	Н	L	<u>'</u> '	0C
13	L	L	H	H	L	H	0D
14	L	Ĺ	H	Н	Н	L	0E
15	L	L	Н	Н	H	Н	0F
16	L	H	L	L	L	L	10
17	L	H	L	L	L	H	11
18	L	H	L	L	Н	L	12
19	L	H	L	L	Н	H	13
20	L	Н	L	H	L	L	14
21	L	Н	L	Н	L	H	15
22	L	Н	L	Н	Н	L	16
23	L	Н	L	Н	Н	Н	17
24	L	Н	Н	L	L	L	18
25	L	Н	Н	L	L	Н	19
26	L	Н	Н	L	Н	L	1A
27	L	Н	Н	L	Н	Н	1B
28	L	Н	Н	Н	L	L	1C
29	L	Н	Н	Н	L	Н	1D
30	Ĺ	Н	Н	Н	Н	L	1E
31	L	Н	Н	Н	Н	Н	1F
32	Н	L	L	L	L	L	20
33	Н	L	L	L.	L	Н	21
34	Н	L	L	L	Н	L	22
35	Н	L	L	L	Н	Н	23
36	Н	L	L	Н	L	L	24
37	Н	L	L	Н	L	H	25
38	Н	Ĺ	L	Н	Н	L	26
39	Н	L	L	Н	Н	Н	27
SF	Н	H	Н	Н	Н	Н	3F

NOTES: See Page 16.

PAGE 16

ISSUE


#### **TABLE III/1 - PRODUCT TERM ADDRESSING**

			PR	ODUC	T TEF	RM		÷	PRODUC ADDRE	_		
									PA8	PA9	PA10	
	0	8	16	24	32	40	56	L	L	L		
	1	9	17	25	33	41	57	L	L	Н		
	2	10	18	26	34	42	58	L	Н	L		
	3	11	19	27	35	43	59	L	Н	Н		
	4	12	20	28	36	44	52	60	Н	L	L	
	5	13	21	29	37	45	53	61	Н	L	Н	
	6	14	22	30	38	46	54	62	Н	Н	L	
	7	15	23	31	39	47	55	63	Н	Н	Н	
$SF \rightarrow$	-	-	-	-	-	-	-	-	Х	Χ	HH	<b>←</b> SF
	PO0	PO1	PO2	РОЗ	PO4	PO5	PO6	P07				-
	PRO	OGRAN	MMING	ACCI	ESS A	ND VE	RIFY	PIN				

#### **NOTES**

- 1. Logic Level Definitions:  $L = V_{IL} = 0.5V(max.)$ ,  $H = V_{IH} = 2.4V(min.)$ ,  $HH = V_{IHH}$ .
- 2. SF = Security Fuse (does not require voltage to the PO pin).

#### **FIGURE II/1 - PROGRAMMING WAVEFORMS**



- 1. A high level during the verify interval indicates that the programming has not been successful.
- 2. A low level during the verify interval indicates that the programming has been successful.



PAGE 17

ISSUE 1

#### 2.2 VARIANTS 05 TO 08

Array fuses are programmed by executing the following programming sequence. Each fuse can be opened by selecting the appropriate Input Line (1 of 40) and then pulsing the correct Product Line (1 of 8). The levels for selecting Input Lines and Product Lines are shown in Tables II/2 and III/2.

- Step 1: Raise PGM ENABLE to VIHH.
- Step 2: Select an Input Line by applying appropriate levels to PI pins in accordance with Table II/2.
- Step 3: Select a Product Line group by applying appropriate logic levels to PA pins in accordance with Table III/2. The actual product line selected will be determined by the PO pin (described in step 5).
- Step 4: Raise OE to VIH.
- Step 5: Raise the selected PO pin to V<sub>IHH</sub>.
- Step 6: Programme the fuse by pulsing V<sub>CC</sub> to V<sub>IHH</sub>.
- Step 7: Remove the output voltage.
- Step 8: Lower  $\overline{OE}$  to  $V_{iL}$  to enable device.
- Step 9: Pulse PGM VERIFY pin to VIH.
- Step 10: Verify the blowing of the fuse by checking for a V<sub>OL</sub> at the selected PO pin.


- If the fuse is still intact, steps 1 to 10 may be repeated until the fuse is successfully blown, but this shall not exceed 4 times. Do not apply additional pulses to a fuse once it is correctly programmed. Verification is possible only with the security fuse intact.
- A single security fuse is provided on each device to discourage the unauthorised copying of fuse patterns. To programme the security fuse, follow the steps above omitting steps 5 and 10.
   Verification is achieved by verifying the entire fuse array. If the security fuse is blown, all other fuses will appear to be unblown.



PAGE 18

ISSUE 1

#### FIGURE I/2 - PIN ASSIGNMENT IN PROGRAMMING MODE



- 1. Set to  $H = V_{IH}$ .
- 2. NC = Not Connected.

PAGE 19

ISSUE 1

#### TABLE I/2 - PROGRAMMING PARAMETERS, T<sub>amb</sub> = +25°C

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT
1	Programme-pulse Voltage PO, PGM ENABLE, PI, PA, V <sub>CC</sub>	V <sub>IHH</sub>	10.25 to 10.75	V
2	Programme-pulse Current PO	l <sub>IHH</sub>	50 Max.	mA
3	Programme-pulse Current PGM ENABLE, OE, PI, PA	Інн	25 Max.	mA
4	Programme-pulse Current I <sub>CC</sub>	Інн	500 Max.	mA
5	Programme-pulse duration at V <sub>CC</sub>	t <sub>w1</sub>	10 to 50	μs
6	Pulse duration at PGM VERIFY	t <sub>w2</sub>	100 Min.	ns
7	Set-up time	t <sub>su</sub>	100 Min.	ns
8	Hold time	t <sub>h</sub>	100 Min.	ns
9	Delay time from OE low to PGM VERIFY high	t <sub>d1</sub>	100 Min.	ns
10	Delay time from PGM VERIFY high to valid output	t <sub>d2</sub>	200 Min.	ns



PAGE 20

ISSUE 1

#### TABLE II/2 - INPUT LINE SELECT

INPUT LINE	INPU	T LINE N	JMBER -	ADDRES	S PIN ST	ATES	LICY
No.	PI0	Pl1	Pl2	Pl3	PI4	PI5	HEX
0	L	L	L	L	L	L	00
1	L	L	L	L	L	Н	01
2	L	L	L	L	Н	L.	02
3	L	L	L.	L	Н	Н	03
4	L	L	L	Н	L	L	04
5	L	L	L	Н	L	Н	05
6	L	L	L	Н	Н	L	06
7	L	L	L	Н	Н	Н	07
8	L	L	Н	L	L	L	08
9	L	L	Н	L	L	Н	09
10	L.	L	Н	L	Н	L	0A
11	L	L	Н	L	Н	Н	0B
12	L	L	Н	Н	L	L	0C
13	L	L	Н	Н	L	Н	0D
14	L	L	Н	Н	Н	L	0E
15	L	L	Н	Н	Н	Н	0F
16	L	Н	L	L	L	L	10
17	L	Н	L	L	L	Н	11
18	L	Н	L	L	Н	L	12
19	L	Н	L	L	Н	Н	13
20	L	Н	L	Н	L	L	14
21	L	Н	L	Н	L	Н	15
22	L	Н	L	Н	Н	L	16
23	L	Н	L	Н	Н	Н	17
24	L	Н	Н	L	L	L	18
25	L	Н	Н	L	L	Н	19
26	L	Н	Н	L	Н	L	1A
27	· L	Н	Н	L	Н	Н	1B
28	L.	Н	Н	Н	L	L	1C
29	L	Н	Н	Н	L	Н	1D
30	L	Н	Н	Н	Н	L	1E
31	L	Н	Н	Н	Н	Н	1F
32	Н	L	L	L	L	L	20
33	Н	L	L.	L	L	Н	21
34	H	L	L	L	Н	L	22
35	Н	L	L	L	Н	Н	23
36	H	L	L	Н	L	L	24
37	н	L	L	н	L	н	25
38	Н	L	L	н	Н	L	26
39	Н	L	L	Н	Н	Н	27
SF	Н	Н	Н	Н	Н	Н	3F



PAGE 21

ISSUE 1


#### **TABLE III/2 - PRODUCT TERM ADDRESSING**

			P	RODUC	OT TERI	М			PRODUC ADDRE			
									PA8	PA9	PA10	
	0	8	16	24	32	56	L	L.	L	1		
	1	9	17	25	33	57	Н	L	Н			
	2	10	18	26	34	58	L	Н	L			
	3	11	19	27	35	59	L	Н	Н			
	4	12	20	28	36	44	52	60	Н	Н	L	
	5	13	21	29	37	45	53	61	Н	L	Н	
	6	14	22	30	38	46	54	62	Н	L	Ļ	
	7	15	23	31	39	47	55	63	Н	Н	Н	
SF →	-	-	-	-	•	-	-		Χ	Х	HH	<b>←</b> SF
	PO0	PO1	PO2	PO3	PO4	PO5	PO6	P07				
:		PROGF	RAMMIN	IG ACC	ESS AN	ID VER	IFY PIN					

#### **NOTES**

- 1. Logic Level Definitions:  $L = V_{IL} = 0.5V(max.)$ ,  $H = V_{IH} = 2.4V(min.)$ ,  $HH = V_{IHH}$ , X = Don't Care.
- 2. SF = Security Fuse (does not require voltage to the P0 pin).

#### FIGURE II/2 - PROGRAMMING WAVEFORMS




- 1. A high level during the verify interval indicates that the programming has not been successful.
- 2. A low level during the verify interval indicates that the programming has been successful.



PAGE 22

ISSUE 1

#### FIGURE 3(c) - PROGRAMMING MATRIX






PAGE 23

ISSUE 1

- NOTES TO FIGURE 3(c)

  1. Fuse Number = First Fuse Number plus Increment.
- 2. Pin numbers shown are for DIL and FP.

#### FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 24

ISSUE 1

#### 2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> = Input Clamp Voltage.

I<sub>IC</sub> = Input Clamp Diode Current.

PGM = Programme.

#### 4. REQUIREMENTS

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

#### 4.2.1 Deviations from Special In-process Controls

None.

#### 4.2.2 Deviations from Final Production Tests (Chart II)

(a) Para. 4.4 - Additional marking, as specified in Para. 4.5.4 of this specification, shall be added immediately prior to programming.

#### 4.2.3 Deviations from Burn-in and Electrical Measurements (Chart III)

- (a) Para. 7.1.1(a), "High Temperature Reverse Bias" tests and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 7.1.1(b), "Power Burn-in" shall be performed for 168 hours. After programming, a further Power Burn-in of 168 hours shall be performed as part of the sequence specified in Figure 3(b) of this specification.
- (c) Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form, is required.

#### 4.2.4 Deviations from Qualification Tests (Chart IV)

(a) Prior to Qualification testing, all devices to be subjected to qualification testing shall be programmed to the Qualification Pattern specified in Appendix 'A' of this specification.



PAGE 25

ISSUE 1

#### 4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

- (a) Prior to LAT1 testing, all devices to be subjected to LAT1 testing shall be programmed to the Qualification Pattern specified in Appendix 'A' of this specification, but see (c) below.
- (b) Prior to LAT2 testing, all devices to be subjected to LAT2 testing shall be programmed to either:-
  - (i) The Qualification Pattern specified in Appendix 'A' of this specification or,
  - (ii) A programme specified by the Orderer, but see (c) below.
- (c) LAT3 testing shall be performed on unprogrammed devices.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.1 grammes for the flat package, 5.0 grammes for the dual-in-line package and 0.7 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '4' or Type '7' in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 26

ISSUE 1

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>930400/01</u>	臣
		Τ
Detail Specification Number		
Type Variant, as applicable ———		1
Testing Level (B or C, as appropriate		┙

#### 4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

For programmed devices, a unique programme identifier shall be added. This identifier shall identify Programme, Programmer and date of programming.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb}$  = +125(+0-5) °C and -55(+5-0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb}$  = +22±3 °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for High Temperature Reverse Bias Burn-in

Not applicable.

#### 4.7.3 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5(b) of this specification.

#### 4.7.4 Electrical Circuit for High Temperature Reverse Bias Burn-in

Not applicable.

#### 4.7.5 Electrical Circuit for Power Burn-in

A circuit for use in performing the power burn-in tests is shown in Figure 5(b) of this specification.



PAGE 27

ISSUE 1

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP	LIIV	IITS	UNIT
140.	OTAL MOTERIORIO	OTWIDOL	MIL-STD 883	FIG.	C = CCP) (NOTE 1)	MIN	MAX	UNII
1	Functional Test 1	-	-	-	Verify Fuse Integrity $V_{IL} = 0V$ , $V_{IH} = 4.5V$ , $V_{IHH} = 10.75V$ $V_{CC} = 4.5V$ , $GND = 0V$	-	-	·
2	Functional Test 2	-	-		Verify Fuse Integrity $V_{IL} = 0V$ , $V_{IH} = 5.5V$ , $V_{IHH} = 10.75V$ $V_{CC} = 5.5V$ , $Q_{CC} = 5.5V$ , $Q_{CC} = 5.5V$	-	-	-
3	Supply Current	l <sub>CC</sub>	3005	4(a)	$V_{IN}$ (All Inputs) = 0V All Outputs Open $V_{CC}$ = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 08 (Pin D/F 24) (Pin C 28)		180 220	mA
4 to 17	Input Current Low Level	<u>-</u>	3009	4(b)	$\begin{split} &V_{IN} \text{ (Under Test)} = 0.4V \\ &V_{IN} \text{ (Remaining Inputs)} = 5.5V \\ &V_{CC} = 5.5V, \text{ GND} = 0V \\ &\text{(Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-23)} \\ &\text{(Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-27)} \end{split}$	-	- 250	μА
18 to 23	Input Current High Level 1	l <sub>IH1</sub>	3010	4(c)	$V_{IN}$ (Under Test) = 2.7V $V_{IN}$ (Remaining Inputs) = 0V $V_{CC}$ = 5.5V, GND = 0V (Pins D/F 16-17-18-19-20-21) (Pins C 19-20-21-23-24-25)	-	100	μА
24 to 37	Input Current High Level 2	l <sub>IH2</sub>	3010	4(c)	$V_{IN}$ (Under Test) = 2.7V $V_{IN}$ (Remaining Inputs) = 0V $V_{CC}$ = 5.5V, GND = 0V (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-23) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-27)	-	25	μА



PAGE 28

ISSUE 1

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP	LIM	IITS	UNIT
NO.	OTAL MOTERIOR	OTIVIBOL	MIL-STD 883	FIG.	C = CCP) (NOTE 1)	MIN	MAX	OIVII
38 to 57	Input Current High Level 3	I <sub>IH3</sub>	3010	4(c)	$\begin{split} &V_{IN} \text{ (Under Test)} = 5.5V \\ &V_{IN} \text{ (Remaining Inputs)} = 0V \\ &V_{CC} = 5.5V, \text{ GND} = 0V \\ &(\text{Pins D/F } 1\text{-}2\text{-}3\text{-}4\text{-}5\text{-}6\text{-}7\text{-}8\text{-}9\text{-}} \\ &10\text{-}11\text{-}13\text{-}14\text{-}16\text{-}17\text{-}18\text{-}19\text{-}20\text{-}} \\ &21\text{-}23) \\ &(\text{Pins C } 2\text{-}3\text{-}4\text{-}5\text{-}6\text{-}7\text{-}9\text{-}}10\text{-}11\text{-}} \\ &12\text{-}13\text{-}16\text{-}17\text{-}19\text{-}20\text{-}21\text{-}23\text{-}24\text{-}} \\ &25\text{-}27) \end{split}$	•	1.0	mA
58 to 65	Output Voltage Low Level	V <sub>OL</sub>	3007	4(d)	$\begin{split} &V_{IL}=0.8V,\ V_{IH}=2.0V\\ &I_{OL}=12\text{mA}\\ &V_{CC}=4.5V,\ \text{GND}=0V\\ &\text{Note 2}\\ &(\text{Pins D/F 15-16-17-18-19-20-21-22})\\ &(\text{Pins C 18-19-20-21-23-24-25-26}) \end{split}$	-	0.5	V
66 to 73	Output Voltage High Level	V <sub>ОН</sub>	3006	4(e)	$V_{IL} = 0.8V, \ V_{IH} = 2.0V$ $I_{OH} = 2.0 \text{mA}$ $V_{CC} = 4.5V, \ \text{GND} = 0V$ Note 2 (Pins D/F 15-16-17-18-19-20-21-22) (Pins C 18-19-20-21-23-24-25-26)	2.4	•	٧
74 to 79	Output Leakage Current Third State 1 (High Level Applied)	lozh1	3006	4(f)	V <sub>IL</sub> = 0.8V, V <sub>IH</sub> = 2.0V V <sub>OUT</sub> = 2.7V V <sub>CC</sub> = 5.5V, GND = 0V Notes 2 and 3 (Pins D/F 16-17-18-19-20-21) (Pins C 19-20-21-23-24-25)	-	100	μA
80 to 81	Output Leakage Current Third State 2 (High Level Applied)	l <sub>OZH2</sub>	3006	4(f)	$V_{IL}$ = 0.8V, $V_{IH}$ = 2.0V $V_{OUT}$ = 2.7V $V_{CC}$ = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 08 Note 2 (Pins D/F 15-22) (Pins C 18-26)	-	100 20	μA



PAGE 29

ISSUE 1

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP	LIM	IITS	UNIT
NO.	OTANOTERIOTIOS	STWIDOL	MIL-STD 883	FIG.	C = CCP) (NOTE 1)	MIN	MAX	UNIT
82 to 87	Output Leakage Current Third State 1 (Low Level Applied)	lozl1	3006	4(g)	$\begin{split} &V_{IL} = 0.8 \text{V, } V_{IH} = 2.0 \text{V} \\ &V_{OUT} = 0.4 \text{V} \\ &V_{CC} = 5.5 \text{V, } \text{GND} = 0 \text{V} \\ &\text{Notes 2 and 3} \\ &(\text{Pins D/F 16-17-18-19-20-21}) \\ &(\text{Pins C 19-20-21-23-24-25}) \end{split}$	•	<del>-</del> 250	μА
88 to 89	Output Leakage Current Third State 2 (Low Level Applied)	lOZL2	3006	4(g)	$V_{IL}$ = 0.8V, $V_{IH}$ = 2.0V $V_{OUT}$ = 0.4V $V_{CC}$ = 5.5V, GND = 0V Note 2 (Pins D/F 15-22) (Pins C 18-26)	1	-20	μА
90 to 109	Input Clamp Voltage	V <sub>IC</sub>	-	4(h)	$I_{IN}$ (Under Test) = $-18$ mA Remaining Inputs Open $V_{CC}$ = 4.5V, GND = 0V (Pins D/F 1-2-3-4-5-6-7-8-9- 10-11-13-14-16-17-18-19-20- 21-23) (Pins C 2-3-4-5-6-7-9-10-11- 12-13-16-17-19-20-21-23-24- 25-27)	-	-1.5	V
110 to 117	Short Circuit Output Current	I <sub>OS</sub>	3011	4(i)	V <sub>IL</sub> = 0.8V, V <sub>IH</sub> = 2.0V V <sub>OUT</sub> (Under Test) = 0.5V Remaining Outputs Open V <sub>CC</sub> = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 08 Notes 2 and 4 (Pins D/F 15-16-17-18-19-20-21-22) (Pins C 18-19-20-21-23-24-25-26)	-30 -30	- 250 - 130	mA

- 1. To be performed on unprogrammed devices only.
- 2. The Manufacturer's input sequence is to be used to activate output conditions via internal circuitry.
- 3. The measurement includes the input currents  $I_{IL}$  and  $I_{IH}$ .
- 4. No more than one output should be shorted at a time and the duration shall not exceed 1 second.
- 5. Guaranteed but not tested, with LTPD10.

PAGE 30

ISSUE 1

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	LINUT
No.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 1)	MIN	MAX	UNIT
118 to 121	Propagation Delay Low to High (I to O) (I to I/O) (I/O to I/O) (I/O to O)	<sup>t</sup> PLH	3004	4(j)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Note 2 V <sub>CC</sub> = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08		20 10	ns
122 to 125	Propagation Delay High to Low (I to O) (I to I/O) (I/O to I/O) (I/O to O)	tрн∟	3004	4(j)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Note 2 V <sub>CC</sub> = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08		20 10	ns
126 to 129	Output Enable Time High Impedance to Low Output (I to O) (I to I/O) (I/O to I/O) (I/O to O)	t <sub>PZL</sub>	3004	4(j)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Note 2 V <sub>CC</sub> = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08	-	25 12	ns
130 to 133	Output Enable Time High Impedance to High Output (I to O) (I to I/O) (I/O to I/O) (I/O to O)	₹РΖН	3004	4(j)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Note 2 V <sub>CC</sub> = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08		25 12	ns

PAGE 31

ISSUE 1

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST)	LIM	ITS	UNIT
NO.	CHANACTERISTICS	STWIBOL	MIL-STD 883	FIG.	(NOTE 1)	MIN	MAX	OIVIT
134 to 137	Output Disable Time Low Output to High Impedance (I to O) (I to I/O) (I/O to O) (I/O to O)	<sup>t</sup> PLZ	3004	4(j)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Note 2 V <sub>CC</sub> = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08	-	20 10	ns
138 to 141	Output Disable Time High Output to High Impedance (I to O) (I to I/O) (I/O to I/O) (I/O to O)	tрнz	3004	4(j)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Note 2 V <sub>CC</sub> = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08	1	20 10	ns



PAGE 32

ISSUE 1

## TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, - d.c. PARAMETERS

No	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
No.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP and FP C = CCP) (NOTE 1)	MIN	MAX	UNII
1	Functional Test 1	<u>-</u>	-	1	Verify Fuse Integrity $V_{IL} = 0V$ , $V_{IH} = 4.5V$ , $V_{IHH} = 10.75V$ $V_{CC} = 4.5V$ , $Q_{CC} = 4.5V$	-	-	-
2	Functional Test 2	<b>.</b>	-		Verify Fuse Integrity $V_{IL} = 0V$ , $V_{IH} = 5.5V$ , $V_{IHH} = 10.75V$ $V_{CC} = 5.5V$ , $GND = 0V$	-	-	-
3	Supply Current	l <sub>CC</sub>	3005	4(a)	V <sub>IN</sub> (All Inputs) = 0V All Outputs Open V <sub>CC</sub> = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 08 (Pin D/F 24) (Pin C 28)		180 220	mA
4 to 17	Input Current Low Level	L <sub>L</sub>	3009	4(b)	$\begin{split} &V_{IN} \text{ (Under Test)} = 0.4V \\ &V_{IN} \text{ (Remaining Inputs)} = 5.5V \\ &V_{CC} = 5.5V, \text{ GND} = 0V \\ &\text{(Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-23)} \\ &\text{(Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-27)} \end{split}$	•	- 250	μА
18 to 23	Input Current High Level 1	<b>Л</b> Н1	3010	4(c)	$V_{IN}$ (Under Test) = 2.7V $V_{IN}$ (Remaining Inputs) = 0V $V_{CC}$ = 5.5V, GND = 0V (Pins D/F 16-17-18-19-20-21) (Pins C 19-20-21-23-24-25)	-	100	μА
24 to 37	Input Current High Level 2	I <sub>IH2</sub>	3010	4(c)	$\begin{split} &V_{IN} \; (\text{Under Test}) = 2.7V \\ &V_{IN} \; (\text{Remaining Inputs}) = 0V \\ &V_{CC} = 5.5V, \; \text{GND} = 0V \\ &(\text{Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-23}) \\ &(\text{Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-27}) \end{split}$	-	25	μА



PAGE 33

ISSUE 1

## TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP	LIM	IITS	UNIT
INO.	CHANACIENISTICS	STWIBOL	MIL-STD 883	FIG.	C = CCP) (NOTE 1)	MIN	MAX	ONT
38 to 57	Input Current High Level 3	I <sub>IH3</sub>	3010	4(c)	$V_{IN} \; (\text{Under Test}) = 5.5 \text{V} \\ V_{IN} \; (\text{Remaining Inputs}) = 0 \text{V} \\ V_{CC} = 5.5 \text{V}, \; \text{GND} = 0 \text{V} \\ (\text{Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-16-17-18-19-20-21-23}) \\ (\text{Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-19-20-21-23-24-25-27})$	ı	1.0	mA
58 to 65	Output Voltage Low Level	V <sub>OL</sub>	3007	4(d)	$V_{IL} = 0.8V, \ V_{IH} = 2.0V$ $I_{OL} = 12mA$ $V_{CC} = 4.5V, \ GND = 0V$ Note 2 (Pins D/F 15-16-17-18-19-20-21-22) (Pins C 18-19-20-21-23-24-25-26)	•	0.5	V
66 to 73	Output Voltage High Level	V <sub>ОН</sub>	3006	4(e)	$V_{IL} = 0.8V, \ V_{IH} = 2.0V \\ I_{OH} = 2.0 mA \\ V_{CC} = 4.5V, \ GND = 0V \\ Note 2 \\ (Pins D/F 15-16-17-18-19-20-21-22) \\ (Pins C 18-19-20-21-23-24-25-26)$	2.4	-	V
74 to 79	Output Leakage Current Third State 1 (High Level Applied)	l <sub>OZH1</sub>	3006	4(f)	$V_{IL} = 0.8V, \ V_{IH} = 2.0V \\ V_{OUT} = 2.7V \\ V_{CC} = 5.5V, \ GND = 0V \\ Notes \ 2 \ and \ 3 \\ (Pins \ D/F \ 16-17-18-19-20-21) \\ (Pins \ C \ 19-20-21-23-24-25)$	-	100	μA
80 to 81	Output Leakage Current Third State 2 (High Level Applied)	I <sub>OZH2</sub>	3006	4(f)	$V_{IL}$ = 0.8V, $V_{IH}$ = 2.0V $V_{OUT}$ = 2.7V $V_{CC}$ = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 08 Note 2 (Pins D/F 15-22) (Pins C 18-26)	-	100 20	μА



PAGE 34

ISSUE 1

### <u>TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, - d.c. PARAMETERS (CONT'D)</u>

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP C = CCP) (NOTE 1)	LIMITS		UNIT
						MIN	MAX	OIVIT
82 to 87	Output Leakage Current Third State 1 (Low Level Applied)	lozl1	3006	4(g)	$V_{IL} = 0.8V, \ V_{IH} = 2.0V$ $V_{OUT} = 0.4V$ $V_{CC} = 5.5V, \ GND = 0V$ Notes 2 and 3 (Pins D/F 16-17-18-19-20-21) (Pins C 19-20-21-23-24-25)	•	<del>-</del> 250	µА
88 to 89	Output Leakage Current Third State 2 (Low Level Applied)	lozl2	3006	4(g)	$V_{IL} = 0.8V$ , $V_{IH} = 2.0V$ $V_{OUT} = 0.4V$ $V_{CC} = 5.5V$ , GND = 0V Note 2 (Pins D/F 15-22) (Pins C 18-26)	•	-20	μA
90 to 109	Input Clamp Voltage	V <sub>IC</sub>	_	4(h)	I <sub>IN</sub> (Under Test) = -18mA Remaining Inputs Open V <sub>CC</sub> = 4.5V, GND = 0V (Pins D/F 1-2-3-4-5-6-7-8-9- 10-11-13-14-16-17-18-19-20- 21-23) (Pins C 2-3-4-5-6-7-9-10-11- 12-13-16-17-19-20-21-23-24- 25-27)		-1.5	V
110 to 117	Short Circuit Output Current	los	3011	4(i)	$V_{IL}$ = 0.8V, $V_{IH}$ = 2.0V $V_{OUT}$ (Under Test) = 0.5V Remaining Outputs Open $V_{CC}$ = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 08 Notes 2 and 4 (Pins D/F 15-16-17-18-19-20-21-22) (Pins C 18-19-20-21-23-24-25-26)	- 30 - 30	- 250 - 130	mA

PAGE 35

ISSUE 1

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, - a.c. PARAMETERS

N	OLIADA OTEDICTIOS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 1)	MIN	MAX	UNIT
118 to 121	Propagation Delay Low to High (I to O) (I to I/O) (I/O to I/O) (I/O to O)	t <sub>PLH</sub>	3004	4(j)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Note 2 V <sub>CC</sub> = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08	, ,	20 10	ns
122 to 125	Propagation Delay High to Low (I to O) (I to I/O) (I/O to I/O) (I/O to O)	tpHL	3004	4(j)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Note 2 V <sub>CC</sub> = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08		20 10	ns
126 to 129	Output Enable Time High Impedance to Low Output (I to O) (I to I/O) (I/O to I/O) (I/O to O)	t <sub>PZL</sub>	3004	4(j)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Note 2 V <sub>CC</sub> = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08	-	25 12	ns
130 to 133	Output Enable Time High Impedance to High Output (I to O) (I to I/O) (I/O to I/O) (I/O to O)	<sup>t</sup> РZН	3004	4(j)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Note 2 V <sub>CC</sub> = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08	-	25 12	ns

NOTES: See Page 29.



PAGE 36

ISSUE 1

# <u>TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, - a.c. PARAMETERS (CONT'D)</u>

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST)	LIM	IITS	LIMIT
INO.	CHARACTERISTICS	STVIBOL	MBOL METHOD MIL-STD 883  PLZ 3004 4(j) V <sub>IN</sub> (i General V <sub>IN</sub> (i e No V <sub>CC</sub> : Note Varia Varia V <sub>IN</sub> (i e No V <sub>CC</sub> : Note V <sub>IN</sub> (i e No V <sub>IN</sub> (i	(NOTE 1)	MIN	MAX	UNIT	
134 to 137	Output Disable Time Low Output to High Impedance (I to O) (I to I/O) (I/O to O) (I/O to O)	<sup>t</sup> PLZ	3004	4(j)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Note 2 V <sub>CC</sub> = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08		20 10	ns
138 to 141	Output Disable Time High Output to High Impedance (I to O) (I to I/O) (I/O to I/O) (I/O to O)	tрнz	3004	4(j)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Note 2 V <sub>CC</sub> = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08	- 1	20 10	ns

NOTES: See Page 29.




PAGE 37

ISSUE 1

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

#### FIGURE 4(a) - SUPPLY CURRENT

#### FIGURE 4(b) - INPUT CURRENT LOW LEVEL




#### **NOTES**

1. Each input to be tested separately.


#### FIGURE 4(c) - INPUT CURRENT HIGH LEVEL

#### FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL



#### **NOTES**

1. Each input to be tested separately.



- Manufacturer's Input sequence or Programmed Test sequence.
- 2. Each output to be tested separately.



PAGE 38


ISSUE 1

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL

# Vcc ЮН **INPUT CONDITIONS** (NOTE 1) $\mathsf{V}_\mathsf{OH}$

#### FIGURE 4(f) - OUTPUT LEAKAGE CURRENT **HIGH LEVEL APPLIED**




#### **NOTES**

- Manufacturer's Input sequence or Programmed Test sequence.
- 2. Each output to be tested separately.

**GND** 


### FIGURE 4(g) - OUTPUT LEAKAGE CURRENT LOW LEVEL APPLIED



#### **NOTES**

- Manufacturer's Input sequence or Programmed Test sequence.
- 2. Each output to be tested separately.

#### FIGURE 4(h) - INPUT CLAMP VOLTAGE



#### **NOTES**

- Manufacturer's Input sequence or Programmed Test sequence.
- 2. Each output to be tested separately.

#### **NOTES**


1. Each input to be tested separately.

PAGE 39

ISSUE 1

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(i) - SHORT CIRCUIT OUTPUT CURRENT



- 1. Manufacturer's Input sequence or Programmed Test sequence.
- 2. Each output to be tested separately.




PAGE 40

ISSUE 1

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(j) - PROPAGATION DELAY


#### a.c. MEASUREMENT LOAD CIRCUIT



#### **VOLTAGE WAVEFORMS**

#### **PROPAGATION DELAY**

#### **ENABLE/DISABLE**



#### **NOTES**

- 1. C<sub>L</sub> includes probe and jig capacitance and is 50pF for t<sub>pd</sub> and t<sub>en</sub>, 5.0pF for t<sub>dis</sub>.
- 2. When measuring propagation delay times, switch S1 is closed.
- 3. All input pulses have the following characteristics: PRR  $\leq$  10MHz,  $t_r$  and  $t_f$  = 2.0ns, Duty Cycle = 50%.
- 4. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.



Rev. 'A'

PAGE 41

ISSUE 1

### **TABLE 4 - PARAMETER DRIFT VALUES**

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3	Supply Current	lcc	As per Table 2	As per Table 2	± 10	%
4 to 17	Input Current Low Level	l <sub>IL</sub>	As per Table 2	As per Table 2	± 25	μА
18 to 23	Input Current High Level 1	\ <sub>Н1</sub>	As per Table 2	As per Table 2	±5.0 or (1) ±5.0	μ <b>A</b> %
24 to 37	Input Current High Level 2	I <sub>IH2</sub>	As per Table 2	As per Table 2	±1.25 or (1) ±5.0	μ <b>A</b> %
58 to 65	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	±50 or (1) ±10	mV %
66 to 73	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	± 240 or (1) ± 10	mV %
74 to 79	Output Leakage Current Third State 1 (High Level Applied)	l <sub>OZH1</sub>	As per Table 2	As per Table 2	±10 or (1) ±10	μ <b>A</b> %
80 to 81	Output Leakage Current Third State 2 (High Level Applied)	I <sub>OZH2</sub>	As per Table 2	As per Table 2 Variants 01 to 04 Variants 05 to 08	± 10 ± 2.0	μА
82 to 87	Output Leakage Current Third State 1 (Low Level Applied)	l <sub>OZL1</sub>	As per Table 2	As per Table 2	±25 or (1) ±10	µА %
88 to 89	Output Leakage Current Third State 2 (Low Level Applied)	l <sub>OZL2</sub>	As per Table 2	As per Table 2	±2.0 or (1) ±10	μ <b>A</b> %

NOTES

1. Whichever is greater, referred to the initial value.



PAGE 42

ISSUE 1

#### TABLE 5(a) - CONDITIONS FOR HIGH TEMPERATURE REVERSE BIAS BURN-IN

Not applicable.

#### TABLE 5(b) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 (+0-5)	°C
2	Outputs - (Pins D/F 15-16-17-18-19-20-21-22) (Pins C 18-19-20-21-23-24-25-26)	V <sub>OUT</sub>	V <sub>CC</sub>	V
3	Inputs - (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-23) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-27)	V <sub>IN</sub>	$V_{GEN}$	Vac
4	Pulse Voltage	$V_{\sf GEN}$	0.5 to 3.0	Vac
5	Pulse Frequency Square Wave	f	100k 50% Duty Cycle $t_r = t_f \le 10 \text{ ns}$	Hz
6	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	V <sub>CC</sub>	5.5 (+0-0.5)	V
7	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	GND	0	V


#### **NOTES**

1. Input Protection Resistor = Output Load =  $470\Omega \pm 5\%$ .

#### FIGURE 5(a) - ELECTRICAL CIRCUIT FOR HIGH TEMPERATURE REVERSE BIAS BURN-IN

Not applicable.

### FIGURE 5(b) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS





PAGE 43

ISSUE 1

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(b) of this specification.

#### 4.8.5 Electrical Circuit for Operating Life Tests

A circuit for use in performing the operating life test is shown in Figure 5(b) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

#### 4.9 TOTAL DOSE IRRADIATION TESTING

Not applicable.



PAGE 44

ISSUE 1

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING - d.c. PARAMETERS

No.	CHARACTERISTICS	SVMROL	TEST METHOD		TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP	CHANGE LIMITS	LIM	IITS	UNIT
INO.	OTAL NOTE: 100100	OTMBOL	MIL-STD 883	FIG.	C = CCP) (NOTE 1)	(Δ)	MIN	MAX	OIVII
1	Functional Test 1	-	-	-	Verify Fuse Integrity V <sub>IL</sub> = 0V, V <sub>IH</sub> = 4.5V, V <sub>IHH</sub> = 10.75V V <sub>CC</sub> = 4.5V, GND = 0V	-	1	<b>-</b>	-
2	Functional Test 2	-	-		Verify Fuse Integrity V <sub>IL</sub> = 0V, V <sub>IH</sub> = 5.5V, V <sub>IHH</sub> = 10.75V V <sub>CC</sub> = 5.5V, GND = 0V	<b>-</b>	•	-	-
3	Supply Current	<u>-</u> cc	3005	4(a)	$V_{IN}$ (All Inputs) = 0V All Outputs Open $V_{CC}$ = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 08 (Pin D/F 24) (Pin C 28)	± 18 ± 22	1	180 220	mA
4 to 17	Input Current Low Level	Ę	3009	4(b)	$\begin{split} &V_{IN} \text{ (Under Test)} = 0.4V \\ &V_{IN} \text{ (Remaining Inputs)} \\ &= 5.5V \\ &V_{CC} = 5.5V, \text{ GND} = 0V \\ &\text{(Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-23)} \\ &\text{(Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-27)} \end{split}$	± 25	-	- 250	Αц
18 to 23	Input Current High Level 1	Л <sub>Н1</sub>	3010	4(c)	V <sub>IN</sub> (Under Test) = 2.7V V <sub>IN</sub> (Remaining Inputs) = 0V V <sub>CC</sub> = 5.5V, GND = 0V (Pins D/F 16-17-18-19-20- 21) (Pins C 19-20-21-23-24-25)	± 10	•	100	μA
24 to 37	Input Current High Level 2	l <sub>IH2</sub>	3010	4(c)	$V_{IN}$ (Under Test) = 2.7V $V_{IN}$ (Remaining Inputs) = 0V $V_{CC}$ = 5.5V, GND = 0V (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-23) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-27)	±2.5	-	25	µА



PAGE 45

ISSUE 1

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD		TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP	CHANGE LIMITS	LIM	ITS	UNIT
			MIL-STD 883	FIG.	C = CCP) (NOTE 1)	(Δ)	MIN	MAX	
38 to 57	Input Current High Level 3	I <sub>IH3</sub>	3010	4(c)	$V_{IN}$ (Under Test) = 5.5V $V_{IN}$ (Remaining Inputs) = 0V $V_{CC}$ = 5.5V, GND = 0V (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-16-17-18-19-20-21-23) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-19-20-21-23-24-25-27)	-	1	1.0	mA
58 to 65	Output Voltage Low Level	V <sub>OL</sub>	3007	4(d)	$V_{IL}$ = 0.8V, $V_{IH}$ = 2.0V $I_{OL}$ = 12mA $V_{CC}$ = 4.5V, GND = 0V Note 2 (Pins D/F 15-16-17-18-19-20-21-22) (Pins C 18-19-20-21-23-24-25-26)	± 0.05	-	0.5	V
66 to 73	Output Voltage High Level	V <sub>ОН</sub>	3006	4(e)	$V_{IL}$ = 0.8V, $V_{IH}$ = 2.0V $I_{OH}$ = 2.0mA $V_{CC}$ = 4.5V, GND = 0V Note 2 (Pins D/F 15-16-17-18-19-20-21-22) (Pins C 18-19-20-21-23-24-25-26)	± 0.24	2.4	-	V
to	Output Leakage Current Third State 1 (High Level Applied)	lozh1	3006	4(f)	V <sub>IL</sub> = 0.8V, V <sub>IH</sub> = 2.0V V <sub>OUT</sub> = 2.7V V <sub>CC</sub> = 5.5V, GND = 0V Notes 2 and 3 (Pins D/F 16-17-18-19-20-21) (Pins C 19-20-21-23-24-25)	± 10	-	100	μA
80 to 81	Output Leakage Current Third State 2 (High Level Applied)	I <sub>OZH2</sub>	3006	4(f)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $V_{OUT} = 2.7V$ $V_{CC} = 5.5V, GND = 0V$ Variants 01 to 04 Variants 05 to 08 Note 2 (Pins D/F 15-22) (Pins C 18-26)	±10 ±2.0	-	100 20	μА



PAGE 46

ISSUE 1

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SVMROL	TEST METHOD		TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP	CHANGE LIMITS	LIM	ITS	UNIT
140.	OF IAT IA OF ETTION	OTWIDOL	MIL-STD 883	FIG.	C = CCP) (NOTE 1)	(Δ)	MIN	MAX	OIVII
82 to 87	Output Leakage Current Third State 1 (Low Level Applied)	l <sub>OZL1</sub>	3006	4(g)	$V_{IL}$ = 0.8V, $V_{IH}$ = 2.0V $V_{OUT}$ = 0.4V $V_{CC}$ = 5.5V, GND = 0V Notes 2 and 3 (Pins D/F 16-17-18-19-20-21) (Pins C 19-20-21-23-24-25)	± 25	-	-250	μA
88 to 89	Output Leakage Current Third State 2 (Low Level Applied)	l <sub>OZL2</sub>	3006	<b>4(</b> g)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $V_{OUT} = 0.4V$ $V_{CC} = 5.5V, GND = 0V$ Note 2 (Pins D/F 15-22) (Pins C 18-26)	±2.0	-	-20	μA
90 to 109	Input Clamp Voltage	V <sub>IC</sub>	-	4(h)	$I_{\rm IN}$ (Under Test) = $-$ 18mA Remaining Inputs Open $V_{\rm CC}$ = 4.5V, GND = 0V (Pins D/F 1-2-3-4-5-6-7-8-9- 10-11-13-14-16-17-18-19- 20-21-23) (Pins C 2-3-4-5-6-7-9-10- 11-12-13-16-17-19-20-21- 23-24-25-27)	-	-	-1.5	V
110 to 117	Short Circuit Output Current	I <sub>OS</sub>	3011	4(i)	$V_{IL}$ = 0.8V, $V_{IH}$ = 2.0V $V_{OUT}$ (Under Test) = 0.5V Remaining Outputs Open $V_{CC}$ = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 08 Notes 2 and 4 (Pins D/F 15-16-17-18-19-20-21-22) (Pins C 18-19-20-21-23-24-25-26)	-	- 30 - 30	- 250 - 130	mA

- 1. To be performed on programmed devices only.
- 2. The appropriate Truth Table for the programmed device shall be used.
- 3. The measurement includes the input currents  $I_{IL}$  and  $I_{IH}$ .
- 4. No more than one output should be shorted at a time and the duration shall not exceed 1 second.
- 5. Measurements shall be performed on 100% basis go-no-go. The test pins given relate only to the Manufacturer's Qualification programme and shall be amended accordingly for other programmes.



PAGE 47

ISSUE 1

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING - a.c. PARAMETERS

No.	CHARACTERISTICS	SVMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	LINUT
NO.	OHARAOTERISTICS	STVIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 1)	MIN	MAX	UNIT
to	Propagation Delay Low to High (I2 to O1) (I2 to I/O6) (I/O1 to I/O6) (I/O1 to O1)	<sup>t</sup> PLH	3004	4(j)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Remaining Inputs) = Note 2 $V_{CC}$ = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 $\frac{Pins \ D/F}{2 \ to \ 15}$ $\frac{Pins \ C}{3 \ to \ 18}$ 2 to 21 $\frac{19}{3}$ to 25 $\frac{16}{3}$ to 15 $\frac{19}{3}$ to 18	1 1	20 10	ns
to	Propagation Delay High to Low (I2 to O1) (I2 to I/O6) (I/O1 to I/O6) (I/O1 to O1)	tрнL	3004	4(j)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Remaining Inputs) = Note 2 $V_{CC}$ = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 $\frac{Pins \ D/F}{2 \ to \ 15}$ $\frac{Pins \ C}{3 \ to \ 18}$ 2 to 21 $\frac{19}{3}$ to 25 16 to 21 $\frac{19}{3}$ to 18	-	20 10	ns
to 127	Output Enable Time High Impedance to Low Output (I2 to O1) (I1 to I/O6)	<sup>†</sup> PZL	3004	4(j)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Remaining Inputs) = Note 2 $V_{CC}$ = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 $\frac{Pins \ D/F}{1 \ to \ 15}$ $\frac{Pins \ C}{2 \ to \ 25}$	-	25 12	ns



PAGE 48

ISSUE 1

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING - a.c. PARAMETERS (CONT'D)

	OLIA DA OTEDIOTIO	0)44501	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	
No.	CHARACTERISTICS	SAMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST) (NOTE 1)	MIN	MAX	UNIT
to	Output Enable Time High Impedance to High Output (I1 to O1) (I1 to I/O6)	<sup>t</sup> PZH	3004	4(j)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Remaining Inputs) = Note 2 $V_{CC}$ = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 $\frac{Pins D/F}{1 \text{ to } 15}$ $\frac{Pins C}{2 \text{ to } 18}$ 1 to 21 2 to 25	-	25 12	ns
to	Output Disable Time Low Output to High Impedance (I1 to O1) (I1 to I/O6)	t <sub>PLZ</sub>	3004	4(j)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Remaining Inputs) = Note 2 $V_{CC}$ = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 $\frac{\text{Pins D/F}}{1 \text{ to } 15}$ $\frac{\text{Pins C}}{2 \text{ to } 18}$ 1 to 21 2 to 25	-	20 10	ns
to	Output Disable Time High Output to High Impedance (I1 to O1) (I1 to I/O6)	<sup>t</sup> PHZ	3004	4(j)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Remaining Inputs) = Note 2 $V_{CC}$ = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 $\frac{Pins\ D/F}{1\ to\ 15}$ $\frac{Pins\ C}{2\ to\ 18}$ 1 to 21 2 to 25	-	20 10	ns



PAGE 49

ISSUE 1

#### **APPENDIX 'A'**

Page 1 of 2

### AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

### **QUALIFICATION PROGRAMMING PATTERN**

Variants 01 to 04 Variants 05 to 08 Family Code = A126 Family Code = 0B26 Checksum = 13A0 Checksum = 13A0

QP24 QF2560

L0000

Prod.	Γ																				_			Inp	ut	Li	nes	3	•															٦
Lines	0	1	2	3	4	5	6	7	8	9	)	10	11	12	2 1	3	14	15	16	3 1	7	18	19	20	2	11 2	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39
0	1	1	0	1	1	1	1	1	1	1		1	1	1		1	1	1	1		1	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
1	1	1	1	1	1	1	1	1	1	1		0	1	1		1	0	1	1		1	0	1	1		1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1	1	1	1
2	0	1	1	1	0	1	1	1	1	1		1	0	1		1	1	0	1		1	0	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
3	1	1	1	1	1	1	1	1	C	1		1	0	0		1	0	1	1	•	1	1	0	1		1	1	1	1	1	1	1	1,	1	1	1	1	1	1	1	1	1	1	1
4	1	1	1	1	1	1	1	1	1	1		1	0	1		1	0	1	0		1	0	1	0	•	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
5	1	1	1	1	1	1	1	1	1	1		0	1	1		1	1	0	1		1	1	0	1		1	1	1	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1
6	1	1	1	1	1	1	1	1	1	1		0	1	1		1	1	0	1		1	0	1	1		1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	0	1	1	1
7	1	1	1	1	1	1	1	1	1	1		1	0	1		1	1	0	1		1	1	0	1		1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1	1	1
8			_			1						1	1	1		1	1	1	1		1	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
9			_	1	1	1	1	1	1	_1	l	1	1	_1	_	1_	1	1	_1	_	1	1	1	_1		<u>1_</u>	1	0	1	1	1	0	1	1	1	0	1	_1	1	_1	_1	_1	_1	1
L04																_																_			_			_						
10						1	1	1				1	1	1		1	1	1	1		1	1	1	1	•	1	1		1	1		0	1	1	0	1	1	1	1	1	1	1	1	1
11	l '	1	-	1	1	1	1	1	C	) 1		1	1	0		1	1	1	1		1	1	1	1		1	1	0	1	1	0	1	1	1	1	0	1	1	1	1	1	1	1	1
12	•	1	-	1	1	1	1	1	1	1		1	1	1		1	1	1	0		1	1	1	0		1	1	0	1	1	0	1	1	1	0	1	1	1	1	1	1	1	1	1
13	ı .	1	-			1	1	1	1	1		1	1	1		1	1	1	1		1	1	1	1	•	1	0	1	0	1	1	0	0	1	1	0	1	1	1	1	1	1	1	1
14	•	-	-	-		1			1	1		1	1	1		1	1	1	1		1	1	1	1		1	0	1	1	1	1	0	1	1	0	1	0	1	1	1	0	1	1	1
15	1					1			1	1		1	1	1		1	1	1	1		1	1	1	1		1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1	1	1	1
16	1	-	-			1		-				1	1	1		1	1	1	1		1	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
17	Ι.	-	•	-	•	1		-			•	1	1	1		1	1	1	1		1	1	1	1		1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1	1	1
18	_					1						1	1	1		1	1	1	1		1	1	1	1		1	1	0	1	1	1	0	1	1	0	1	1	1	1	1	1	1	1	1
19	_			1	1	.1	1	_1	_(	) 1	_	1	1	0		1	1	_1	1		1	1	1	1	_	1_	1_	0	1	1	0	1	1	1	1	0	1	_1	_1	_1	_1	_1	_1	_1_
L08			_		_	_	_	_	_	_	_	_	_	_		_	_	_	_		_	_			_	_	_	_	-	_	^	-	_	4	_	-	_	_	4		_	_	_	_
20						1	1	1	1	1		1	1	1		1	1	1	0		1	1	1	0		1	1	0	1	1	0	1	1	1	0	1	1	1	1	1	1	1	1	1
21	1	1				1	1	1	1	1		1	1	1		1	1	1	1		1	1	1	ا		1	0	1	4	1	1	0	U	1	1	4	1	1	ا د	1	1	1	1	1
22		1	-		-	1	1	1	1	ا - ا		1	1	1		I ₄	1	1	1		1	1	1	1		1	0	1	1	1	1	U	1	1	O	1	4	1	1	1	U	1	1	1
23	1	1	-	-		1	1	1	ا •	. I		1	1	_ I _		I ₄	1	1	 		1	1	1	1		I 4	U	1	1	1	4	1	1	1	1	1	1	1	1	1	1	1	1	1
24	1	1	-			1	1	0	1	: 1		1	ا	1		1	1	1	1		1	1	1	1		1	1	ı	1	1	1	1	1	1	1	1	 	1	1	1	 	1	1	0
25	1	1	-	•	•	1	1	1	1	1	l	1	ا	1		1	1	1	1		1	1	1	1		 	1	0	1	1	1	0	1	1	ı	U 4	1	1	1	1	1	1	1	1
26	1	1					1	1	1	1	l	1	1	1		i 4	1	1	1		1	1	1	1		l 1	1	U	1	1	1	1	1	1	1	1	1	1	1	1	 	1	1	1
27	1					1					l	1	1	U		1	1	1	1		1	ا پ	1	1		 	I 4	0	1	1	0	1	1	1	ı	J	1	1	1	1	 	1	i 4	1
28	1	-	-			1						1	1	1		1	1	1	0		1	1	1	ŋ		1	1	0	1	1	0	1	1	1	0	1	1	1	1	1	1	1	-	1
29	1	1	1	1	1	1	1	_1	1	_1	_	1	_1_	_1		1	1	_1	_1		1	1	.1	_1			U	1_	U.		1	U	U	1		U						_1		

L1200 (2)

NOTES: See Page 50.



PAGE 50

ISSUE 1

### APPENDIX 'A'

Page 2 of 2

# AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

# QUALIFICATION PROGRAMMING PATTERN (CONT'D)

Prod.																								ln	pυ	ıt L	ine	s																		
Lines	0	1 :	2 (	3 4	1 :	5	6	7	8	9	)	10	11	1	2	13	14	1!	5	16	17	18	3 1	9 2	20	21	22	23	24	1 2	5 20	6 2	7 2	28	29	30	31	32	33	34	1 35	5 3	6 3	7 3	8	36
30	1	1	1	-	l <sup>-</sup>	1	1	1	1	1	ı	1	1		1	1	1	1		1	1	1	1	ı	1	1	0	1	1	1	1	(	)	1	1	0	1	0	1	1	1	(	) 1		1	1
31	1	1	1 .	١ .	1	1	1	1	1	1	I	1	1		1	1	1	1		1	1	1	1	i	1	1	0	1	1	1	0	) 1	ı	1	1	0	1	1	1	1	1	-	1 1		1	1
32	1	1 (	0 .	١ .	١.	1	1	1	1	1	l	1	1		1	1	1	1		1	1	1	1	ı	1	1	1	1	1	1	1	1	i	1	1	1	1	1	1	1	0	-	1 1		1	0
33	1	1	1 '		1 -	1	1	1	1	1	i	1	0		1	1	1	C	)	1	1	1	(	)	1	1	1	1	1	1	1	1	i	1	1	1	1	1	1	1	1	-	1 1		1	1
34	0	1	1	1 (	) .	1	1	1	1	1	ı	1	0		1	1	1	C	)	1	1	0	1	1	1	1	1	1	1	1	1	-	١	1	1	1	1	1	1	1	1	-	1 1		1	1
35	1	1	1	١.	1 -	i	1	1	0	1	ı	1	0	(	0	1	0	1		1	1	1	(	)	1	1	1	1	1	1	1	-	1	1	1	1	1	1	1	1	1	-	1 1		1	1
36	1	1	1 .	١.	١.	1	1	1	1	1	ı	1	0		1	1	0	1		0	1	0	1	i	0	1	1	1	1	1	1	-	l	1	1	1	1	1	1	1	1	-	1 1		1	1
37	1	1	1	1	1	1	1	1	1	1	1	0	1		1	1	1	C	)	1	1	1	(	)	1	1	1	1	0	1	1	-	1	0	1	1	1	1	1	1	1	-	1 1		1	1
38	1	1	1	1	1	1	1	1	1	1	1	0	1		1	1	1	C	)	1	1	0	1	1	1	1	1	1	1	1	1	-	1	1	1	1	1	0	1	1	1	(	) 1		1	1
39	1	1_	1	١.	<u> </u>	1	1	1	1	1	<u> </u>	0	1		1_	1	0	1		1	1	0	1	1	1	1	1	_1	_1	_1	_ 1	_	1	1	1	1	1	1	1	1	1	-	1 1		1	1
L16		_	_																																											
40	1	1	0	١.	1	1	1	1	1	1	İ	1	1		1	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	-	ı	1	1	1	1	1	1	1	0	-	1 1		1	0
41	1	1	1	1	1	1	1	1	1	1	ĺ	1	0	•	1	1	1	C	)	1	1	1	(	)	1	1	1	1	1	1	1	-	1	1	1	1	1	1	1	1	1	•	1 1		1	1
42	0	1	1	1 (	) '	1	1	1	1	1	ĺ	1	0		1	1	1	C	)	1	1	0	1	1	1	1	1	1	1	1	1	-	ı	1	1	1	1	1	1	1	1	-	1 1	•	1	1
43	1	1	1	1	1	1	1	1	0	1	1	1	0	(	0	1	0	1		1	1	1	(	)	1	1	1	1	1	1	1	-	1	1	1	1	1	1	1	1	1	-	1 1	•	1	1
44	1	1	1	1	1	1	1	1	1	1	1	1	0	•	1	1	0	1		0	1	0	1	1	0	1	1	1	1	1	1	-	1	1	1	1	1	1	1	1	1	-	1 1		1	1
45	1	1	1	1	1	1	1	1	1	1	ĺ	0	1		1	1	1	C	)	1	1	1	(	)	1	1	1	1	0	1	1	-	1	0	1	1	1	1	1	1	1	-	1 1		1	1
46	1	1	1	1	1	1	1	1	1	1	1	0	1		1	1	1	C	)	1	1	0	1	1	1	1	1	1	1	1	1	-	1	1	1	1	1	0	1	1	1	(	) 1		1	1
47	1	1	1	1	1	1	1	1	1	1	í	0	1		1	1	0	1		1	1	0	1	1	1	1	1	1	1	1	1	-	1	1	1	1	1	1	1	1	1	-	1 1		1	1
48	1	1 1	0	1	1	1	1	1	1	1	1	1	1		1	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	-	1	1	1	1	1	1	1	1	0	•	1 1	•	1	0
49	1	1	1	L	1	1_	1	1	1	_1	1_	1	0		1	1	1	C	)	1	1	_1	_(	)	1	1	1	1	1	1	1	-	<u>L_</u>	1	1	1	1	1	1	1	_1	-	<u>1</u>		1_	1
L20		<u> </u>	·																																											
50	0	1	1	1 (	) .	1	1	1	1	1	1	1	0		1	1	1	C	)	1	1	0	1	1	1	1	1	1	1	1	1	-	1	1	1	1	1	1	1	1	1	-	1 1		1	1
51	1	1	1	1	1	1	1	1	0	1	1	1	0	(	0	1	0	1		1	1	1	(	)	1	1	1	1	1	1	1	•	ı	1	1	1	1	1	1	1	1	-	1 1		1	1
52	1	1	1	1	1	1	1	1	1	1	1	1	0		1	1	0	1		0	1	0	1	i	0	1	1	1	1	1	1	1	ı	1	1	1	1	1	1	1	1	-	1 1		1	1
53	1	1	1	1	1	1	1	1	1	1	1	0	1		1	1	1	C	)	1	1	1	(	)	1	1	1	1	0	1	1	1		0	1	1	1	1	1	1	1	-	1 1		1	1
54	1	1	1	1	1	1	1	1	1	1	1	0	1		1	1	1	C	) .	1	1	0	1	1	1	1	1	1	1	1	1	4	ı	1	1	1	1	0	1	1	1	(	) 1		1	1
55	1	1	1	1	1	1	1	1	1	1	1	0	1		1	1	0	1		1	1	0	1	1	1	1	1	1	1	1	1	1	l	1	1	1	1	1	1	1	1	-	1 1		1	1
56	1	1	0	1	1 '	1	1	1	1	1	1	1	1		1	1	1	1		1	1	1	1	i	1	1	1	1	1	1	1	1	ı	1	1	1	1	1	1	1	1	1	1 1		1	0
57	1	1	1	1	1	1	1	1	1	1	1	0	1		1	1	0	1		1	1	0	1	1	1	1	0	1	1	1	0	) 1	ı	1	1	0	1	1	1	1	1	1	1 1		1	1
58	0	-	-	-	_	-		-	-			-	0			1	1			1		0			1	1	1	1	1	1	-		I	1	1	1	1	1	1	1	1	1	1 1		-	1
59	1	1	1	1	1	1	1	1	0	1	_	1	0	_ (	0	1	0	1		1	_1	_1	(	)	1	1_	1	1	1	1	1	, 1		1	1	1	1	1	1	1	1	1	1		1	1
L24		٠_																																												
60																																											1 1			
61	1	1	1	1	1	1	1	1	1	1	1	0	1		1	1	1	C	)	1	1	1	(	)	1	1	1	1	0	1	1	1		0	1	1	1	1	1	1	1	1	1 1		1	1
62	ı																																										) 1			
63 C13		_	1	1_	1	1	1	1	1		1_	1	0	_	1_	1	_1	C	)	1	1	1	(	)	1	1	1	0	1	_1	1	(	)	1_	1	1	0	1	1	1	_1	1	1 1		1	1

C13A0

- 1. 1 = Retained fuse, 0 = Blown fuse.
- 2. Intermediate sum.