

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, ADVANCED CMOS OCTAL D-TYPE, EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS, BASED ON TYPE 54AC374 ESCC Detail Specification No. 9203/069

# ISSUE 1 October 2002





# **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 43

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, ADVANCED CMOS OCTAL D-TYPE, EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS, BASED ON TYPE 54AC374 ESA/SCC Detail Specification No. 9203/069



# space components coordination group

	Approved by		
Date	SCCG Chairman	ESA Director General or his Deputy	
July 1993	Pommens	1. ledn	
June 1995	Tommens	A som	
		<u>C</u>	
	July 1993	July 1993  Date  SCCG Chairman	



Rev. 'A'

PAGE 2

ISSUE 1

# **DOCUMENTATION CHANGE NOTICE**

Rev.	Rev.	Deference	CHANGE	Approved
Rev. Letter	Rev. Date  June '95	P1. Cover page P2. DCN P4. T of C P7. Figure 2(a) P8. Figure 2(b) P13. Para. 4.2.1 P21. Table 2 a.c. P22. Table 2 a.c. P34. Figure 4(i) P43. Table 7 P44. Appendix 'A'	: Page count amended : Appendix 'A' entry added : Dimensions Table amended : Drawing and Dimensions Table amended : (b) "If specified in a Purchase Order", added : No. 191, In Conditions, V <sub>DD</sub> corrected : , Limit corrected : No. 192, Limit amended : No. 195, Limit amended : Note 1 corrected : Functional Tests added	Approved DCR No.  221114     None     221114     221114     23718     23718     221114     221114     221114     221114     221114     221114



PAGE 3

ISSUE 1

# **TABLE OF CONTENTS**

1.	GENERAL	<u>Page</u> 5
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9	Scope Component Type Variants Maximum Ratings Parameter Derating Information Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Handling Precautions	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
1.11 2.	Input and Output Protection Networks  APPLICABLE DOCUMENTS	13
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	13
4.	REQUIREMENTS	13
4.1 4.2 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 4.3.1 4.3.2 4.4 4.4.1 4.5.2 4.5.1 4.5.2 4.5.3 4.5.4 4.6.1 4.6.2 4.6.3 4.7 4.7.1 4.7.2 4.7.3	General Deviations from Generic Specification Deviations from Special In-process Controls Deviations from Final Production Tests Deviations from Burn-in Tests Deviations from Qualification Tests Deviations from Lot Acceptance Tests Mechanical Requirements Dimension Check Weight Materials and Finishes Case 14 Lead Material and Finish Marking General Lead Identification The SCC Component Number Traceability Information Electrical Measurements Electrical Measurements at Room Temperature Electrical Measurements at High and Low Temperatures Circuits for Electrical Measurements Burn-in Tests Parameter Drift Values Conditions for H.T.R.B. and Power Burn-in	13 13 13 13 13 13 14 14 14 14 14 14 15 15 15 15 15
4.7.3 4.8 4.8.1 4.8.2 4.8.3 4.8.4 4.8.5 4.8.6	Electrical Circuits for H.T.R.B. and Power Burn-in Environmental and Endurance Tests Electrical Measurements on Completion of Environmental Tests Electrical Measurements at Intermediate Points during Endurance Tests Electrical Measurements on Completion of Endurance Tests Conditions for Operating Life Tests Electrical Circuits for Operating Life Tests Conditions for High Temperature Storage Test	15 41 41 41 41 41 41



Rev. 'A'

PAGE 4

ISSUE 1

		<u> Page</u>
4.9	Total Dose Irradiation Testing	41
4.9.1	Application	41
4.9.2	Bias Conditions	41
4.9.3	Electrical Measurements	41
TABLE	<u>≣S</u>	
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature - d.c. Parameters	16
	Electrical Measurements at Room Temperature - a.c. Parameters	20
3(a)	Electrical Measurements at High Temperature	23
3(b)	Electrical Measurements at Low Temperature	27
4	Parameter Drift Values	36
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	37
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	37
5(c)	Conditions for Power Burn-in and Operating Life Tests	38
6	Electrical Measurements on Completion of Environmental Tests and	42
	at Intermediate Points and on Completion of Endurance Testing	
7	Electrical Measurements During and on Completion of Irradiation Testing	43
FIGUE	<u>res</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	11
3(c)	Circuit Schematic	12
3(d)	Functional Diagram	12
3(e)	Input and Output Protection Networks	12
4	Circuits for Electrical Measurements	31
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	39
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	39
5(c)	Electrical Circuit for Power Burn-in and Operating Life Tests	40
6	Bias Conditions for Irradiation Testing	43
APPE	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for Motorola (F)	44
		• • •



PAGE

ISSUE 1

5

#### 1. GENERAL

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, advanced CMOS Octal D-Type Edge-Triggered Flip-Flop with 3-State Outputs, based on Type 54AC374. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

As per Figure 2.

## 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 2 with a Minimum Critical Path Failure Voltage of 4000 Volts.

#### 1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



PAGE 6 ISSUE

1

#### **TABLE 1(a) - TYPE VARIANTS**

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	D.I.L.	2(a)	G4
02	FLAT	2(b)	G4
03	CHIP CARRIER	2(c)	2
04	CHIP CARRIER	2(c)	4

#### **TABLE 1(b) - MAXIMUM RATINGS**

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	$V_{DD}$	-0.5 to +6.0	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Notes 1, 2
3	Output Voltage	V <sub>OUT</sub>	−0.5 to V <sub>DD</sub> +0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	P <sub>D</sub>	1056	mW	Note 4
5	Supply Current	I <sub>DDop</sub>	192	mA	
6	Operating Temperature Range	T <sub>op</sub>	– 55 to + 125	°C	T <sub>amb</sub>
7	Storage Temperature Range	T <sub>stg</sub>	- 65 to + 150	°C	
8	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 265 + 245	ôô	Note 5 Note 6

#### **NOTES**

- Device is functional for 3.0V≤V<sub>DD</sub>≤5.5V.
- 2. Input current limited to  $I_{IC} = \pm 20$ mA.
- 3. Output current limited to  $I_{OUT} = \pm 50 \text{mA}$ .
- 4. The maximum device dissipation is determined by  $I_{DDop}$  max. (192mA)  $\times$  5.5V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

# **FIGURE 1 - PARAMETER DERATING INFORMATION**

Not applicable.




Rev. 'A'

PAGE

ISSUE 1

# **FIGURE 2 - PHYSICAL DIMENSIONS**

# FIGURE 2(a) - DUAL-IN-LINE PACKAGE, 20-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN	MAX	NOTES
Α	-	5.08	
b	0.35	0.56	8
b1	1.40	1.77	8
С	0.20	0.38	8
D	23.88	25.15	4
E	6.10	7.49	4
E1	7.62 TYPICAL		
е	2.54 TYPICAL		6, 9
L	3.10	4.31	8
Q	0.25	1.02	3
S	0.51	1.27	7
α	0°	15°	10




Rev. 'A'

PAGE 8

ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(b) - FLAT PACKAGE, 20-PIN



SYMBOL	MILLIM	NOTES	
STIVIBUL	MIN	MAX	NOTES
Α	1.52	2.16	
b	0.36	0.56	8
С	0.08	0.17	8
D	-	13.08	4
Ε	5.84	7.24	
E1	7.61 TŸPICAL		4
e	1.27 T	YPICAL	5, 9
L	5.84	9.14	8
L1	18.93	25.39	
Q	-	1.02	2
S	-	1.40	7




PAGE


ISSUE 1

9

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(c) - SQUARE CHIP CARRIER PACKAGE, 20 TERMINAL





SYMBOL	MILLIMETRES		NOTES
OTMBOL	MIN	MAX	NOTES
Α	8.69	9.09	
В	7.80	9.09	
С	0.25	0.51	11
D	0.89	1.14	12
E	1.14	1.40	8
F.	0.56	0.71	8
G	1.27 TYPICAL		5, 9
Н	1.63	2.54	



PAGE 10

ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

### NOTES TO FIGURES 2(a) TO 2(c) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 18 spaces for flat and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centreline when  $\alpha$  is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




PAGE 11

ISSUE 1

# FIGURE 3(a) - PIN ASSIGNMENT

# **DUAL-IN-LINE AND FLAT PACKAGE**

#### CHIP CARRIER PACKAGE



# FIGURE 3(b) - TRUTH TABLE (EACH FLIP-FLOP)

11	NPUTS	3	OUTPUT	
ос	CK	D	Q	
L	4	Н	Н	
L	4	L	L	
L	L	Х	$Q_0$	
Н	Χ	Χ	Z	

#### **NOTES**

Logic Level Definitions: L = Low Level, H = High Level, Z = High Impedance, X = Irrelevant.
 T = Transition, Low to High.




PAGE 12

ISSUE 1

# FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

# FIGURE 3(d) - FUNCTIONAL DIAGRAM



# FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS

# INPUT PROTECTION OUTPUT PROTECTION OVDD To Gate Output



Rev. 'A'

PAGE 13

ISSUE 1

# 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

# 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> = Input Clamp Voltage.

I<sub>IC</sub> = Input Clamp Diode Current.

 $V_{OLP}$  = Ground Bounce Outputs Low.

 $V_{OHV}$  = Ground Bounce Outputs High.

### 4. **REQUIREMENTS**

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

#### 4.2.1 Deviations from Special In-process Controls

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: If specified in a Purchase Order, shall be performed during procurement on a lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

#### 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

#### 4.2.3 Deviations from Burn-in Tests (Chart III)

None.

#### 4.2.4 Deviations from Qualification Tests (Chart IV)

None.



PAGE 14

ISSUE

#### 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 MECHANICAL REQUIREMENTS

# 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 3.2 grammes for the dual-in-line package, 0.9 grammes for the flat package and 0.6 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' or Type '4' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

# 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 15

ISSUE 1

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

920306901B F

Detail Specification Number

Type Variant (see Table 1(a))

Testing Level (B or C, as applicable)

Total Dose Irradiation Level (if applicable)

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 <u>ELECTRICAL MEASUREMENTS</u>

# 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

#### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0-5)$  °C and -55(+5-0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22\pm3$  °C. The parameter drift values ( $\Delta$ ), applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values ( $\Delta$ ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

#### 4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B. and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 16

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	UNIT
No.	CHARACTERISTICS	STIMBUL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	OINIT
1	Functional Test 1	1	•	3(b)	Verify Truth Table with Load. $V_{IL} = 0.45V, \ V_{IH} = 2.5V$ $I_{OL} = 1.0 \text{mA}, \ I_{OH} = -1.0 \text{mA}$ $V_{DD} = 3.0V, \ V_{SS} = 0V$ $t_r = t_f < 100 \text{ns}$ $f = 10 \text{kHz (min.)}$ Note 1		-	
2	Functional Test 2		-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.6V, \ V_{IH} = 3.7V$ $I_{OL} = 1.0 \text{mA}, \ I_{OH} = -1.0 \text{mA}$ $V_{DD} = 4.5V, \ V_{SS} = 0V$ $t_r = t_f < 50 \text{ns},$ $f = 10 \text{kHz (min.)}$ Note 1	-	-	•
3	Functional Test 3		-	3(b)	Verify Truth Table with Load. $V_{IL}=1.0V,\ V_{IH}=4.5V$ $I_{OL}=1.0\text{mA},\ I_{OH}=-1.0\text{mA}$ $V_{DD}=5.5V,\ V_{SS}=0V$ $t_r=t_f<50\text{ns},$ $f=10\text{kHz}\ (\text{min.})$ Note 1	-	•	-
4 to 6	Quiescent Current	I <sub>DĐ</sub>	3005	4(a)	$V_{IL}$ = 0V, $V_{IH}$ = 5.5V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V All Outputs Open Note 2 (Pin 20)	- -	1.0	μА
7 to 16	Input Current Low Level	I <sub>IL</sub>	3009	4(b)	$V_{IN}$ (Under Test) = 0V $V_{IN}$ (Remaining Inputs) = 5.5V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins 1-3-4-7-8-11-13-14-17-18)	-	100	nA
17 to 26	Input Current High Level	<sup>I</sup> IH	3010	4(c)	$V_{IN}$ (Under Test) = 5.5V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins 1-3-4-7-8-11-13-14-17-18)	-	100	nA



PAGE 17

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNII
27 to 34	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OL} = 50\mu A$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	•	0.1	V
35 to 42	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	$V_{IL} = 1.35V, V_{IH} = 3.15V$ $I_{OL} = 50\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	•	0.1	<b>V</b>
43 to 50	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OL} = 50\mu A$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.1	V
51 to 58	Output Voltage Low Level 4	V <sub>OL4</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OL} = 12mA$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	1	0.4	V
59 to 66	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$V_{IL}$ = 1.35V, $V_{IH}$ = 3.15V $I_{OL}$ = 24mA $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins 2-5-6-9-12-15-16-19)	•	0.4	<b>V</b>
67 to 74	Output Voltage Low Level 6	V <sub>OL6</sub>	3007	4(d)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OL}$ = 24mA $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins 2-5-6-9-12-15-16-19)		0.4	٧
75 to 82	Output Voltage Low Level 7	V <sub>OL7</sub>	3007	4(d)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OL}$ = 50mA $V_{DD}$ = 5.5V, $V_{SS}$ = 0V Note 3 (Pins 2-5-6-9-12-15-16-19)	-	1.65	V
83 to 90	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OH} = -50\mu A$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	2.9	-	V
91 to 98	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$V_{IL} = 1.35V, V_{IH} = 3.15V$ $I_{OH} = -50\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	4.4	-	V

PAGE 18

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	V V
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
99 to 106	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4(e)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OH} = -50\mu A$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	5.4	-	٧
107 to 114	Output Voltage High Level 4	V <sub>OH4</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OH} = -4.0$ mA $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	2.4	-	V
115 to 122	Output Voltage High Level 5	V <sub>OH5</sub>	3006	4(e)	$V_{IL} = 1.35V, V_{IH} = 3.15V$ $I_{OH} = -24mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	3.7	-	V
123 to 130	Output Voltage High Level 6	V <sub>OH6</sub>	3006	4(e)	$V_{IL} = 1.65V$ , $V_{IH} = 3.85V$ $I_{OH} = -24mA$ $V_{DD} = 5.5V$ , $V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	4.7	-	V
131 to 138	Output Voltage High Level 7	V <sub>OH7</sub>	3006	4(e)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OH}$ = -50mA $V_{DD}$ = 5.5V, $V_{SS}$ = 0V Note 3 (Pins 2-5-6-9-12-15-16-19)	3.85	•	V
139 to 148	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(f)	$I_{\rm IN}$ (Under Test) = $-1.0$ mA $V_{\rm DD}$ = Open, $V_{\rm SS}$ = 0V All Other Pins Open (Pins 1-3-4-7-8-11-13-14-17-18)	-0.4	<b>– 1.</b> 5	V
149 to 158	Input Clamp Voltage (to V <sub>DD)</sub>	V <sub>IC2</sub>	-	4(f)	$I_{\rm IN}$ (Under Test) = 1.0mA $V_{\rm DD}$ = 0V, $V_{\rm SS}$ = Open All Other Pins Open (Pins 1-3-4-7-8-11-13-14-17-18)	0.4	1.5	V



PAGE 19 ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT μA μA
INO.	CHANACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
159 to 166	Output Leakage Current Third State (Low Level Applied)	lozl	3006	4(g)	$V_{IN}(\overline{OC}) = 5.5V$ $V_{IN}$ (Remaining Inputs) = 0V $V_{OUT} = 0V$ $V_{DD} = 5.5V$ , $V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	- 0.5	Αц
167 to 174	Output Leakage Current Third State (High Level Applied)	lozн	3006	4(g)	$V_{IN}(\overline{OC}) = 5.5V$ $V_{IN}$ (Remaining Inputs) = 0V $V_{OUT} = 5.5V$ $V_{DD} = 5.5V$ , $V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.5	μА

#### **NOTES**

- 1. Maximum time to output comparator strobe 30µs.
- 2. Test each pattern of Figure 4(a).
- 3. No more than one output shall be measured at a time and the duration of the test shall not exceed 2.0ms.
- 4. Guaranteed but not tested.
- 5. Measurements shall be performed on 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.
- 6. Measurements shall be performed on a sample basis, LTPD 7 or lower (see Annexe I of ESA/SCC 9000).
- 7. A pulse, having the following conditions, shall be applied to the clock input:  $V_P = 0V$  to  $V_{DD}$  Vdc. Maximum clock frequency  $f_{(CL)}$  requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.
- 8. Hand test on 5 samples to be performed during Qualification and Extension of Qualification only.



PAGE 20

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
NO.	OTAL ROTE NOTICE	STVIDOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
175 to 184	Input Capacitance	C <sub>IN</sub>	3012	4(h)	$V_{IN}$ (Not Under Test) = 0V $V_{DD} = V_{SS} = 0V$ Note 4 (Pins 1-3-4-7-8-11-13-14-17-18)	•	8.0	pF
185	Propagation Delay Low to High (CK to Q)	t <sub>РLН</sub>	3003	4(i)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Remaining Inputs) = Figure 3(b) $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Note 5 $\frac{Pins}{11}$ to 2	-	9.5	ns
186	Propagation Delay High to Low (CK to Q)	t <sub>РНL</sub>	3003	4(i)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Remaining Inputs) = Figure 3(b) $V_{DD} = 4.5V$ , $V_{SS} = 0V$ Note 5 $Pins$ 11 to 2	-	9.0	ns
187	Output Enable Time High Impedance to Low Output (OC to Q)	t <sub>PZL</sub>	3003	4(i)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Figure 3(b) V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V Note 5 <u>Pins</u> 1 to 2	-	8.5	ns
188	Output Enable Time High Impedance to High Output (OC to Q)	<sup>t</sup> PZH	3003	4(i)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Remaining Inputs) = Figure 3(b) $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Note 5 $\frac{Pins}{1 \text{ to } 2}$	-	8.5	ns



Rev. 'A'

PAGE 21

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

	TEGT										
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIM	IITS	UNIT			
	0.000		MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	Olvii			
189	Output Disable Time Low Output to High Impedance (OC to Q)	<sup>†</sup> PLZ	3003	4(i)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Remaining Inputs) = Figure 3(b) $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Note 5 $\frac{Pins}{1 \text{ to } 2}$	-	8.5	ns			
190	Output Disable Time High Output to High Impedance (OC to Q)	<sup>t</sup> PHZ	3003	4(i)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Figure 3(b) V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V Note 5 <u>Pins</u> 1 to 2	•	12	ns			
191	Maximum Clock Frequency	f(CL)	-	4(i)	Clock = Pulse Generator $V_{DD} = 3.0V$ , $V_{SS} = 0V$ Notes 6 and 7 (Pin 11)	50	<b>.</b>	MHz			
192	Ground Bounce Output Low (High to Low)	V <sub>OLP(H-L)</sub>	-	4(j)	$V_{IN}$ (CLOCK) = Pulse Generator 1 $V_{IN}$ (8D) = 1.0V $V_{IN}$ (OC) = 1.0V $V_{IN}$ (Remaining Inputs) = Pulse Generator 2 $V_{DD}$ = 5.5V, $V_{SS}$ = 0V Note 8 (Pin 19)	-	2.0	V			
193	Ground Bounce Output Low (Low to High)	V <sub>OLP(L-H)</sub>	-	4(j)	$V_{IN}$ (CLOCK) = Pulse Generator 1 $V_{IN}$ (8D) = 1.0V $V_{IN}$ (OC) = 1.0V $V_{IN}$ (Remaining Inputs) = Pulse Generator 2 $V_{DD}$ = 5.5V, $V_{SS}$ = 0V Note 8 (Pin 19)	-	1.5	V			

Rev. 'A'

PAGE 22 ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
NO.	OTALACTERISTICS	STWIDGE	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	OINIT
194	Ground Bounce Output High (High to Low)	V <sub>OHV(H-L)</sub>	-	4(j)	$V_{IN}$ (CLOCK) = Pulse Generator 1 $V_{IN}$ (8D) = 4.0V $V_{IN}$ ( $\overline{OC}$ ) = 1.0V $V_{IN}$ (Remaining Inputs) = Pulse Generator 2 $V_{DD}$ = 5.5V, $V_{SS}$ = 0V Note 8 (Pin 19)	-	1.5	٧
195	Ground Bounce Output High (Low to High)	V <sub>OHV(L-H)</sub>	-	4(j)	$V_{IN}$ (CLOCK) = Pulse Generator 1 $V_{IN}$ (8D) = 4.0V $V_{IN}$ (OC) = 1.0V $V_{IN}$ (Remaining Inputs) = Pulse Generator 2 $V_{DD}$ = 5.5V, $V_{SS}$ = 0V Note 8 (Pin 19)	1	2.0	V



PAGE 23

ISSUE 1

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE

No	CHADACTEDISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	LINUT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.45V, \ V_{IH} = 2.5V$ $I_{OL} = 1.0 \text{mA}, \ I_{OH} = -1.0 \text{mA}$ $V_{DD} = 3.0V, \ V_{SS} = 0V$ $tr = tf < 100 \text{ns}$ $f = 10 \text{kHz (min.)}$ Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.6V, V_{IH} = 3.7V$ $I_{OL} = 1.0\text{mA}, I_{OH} = -1.0\text{mA}$ $V_{DD} = 4.5V, V_{SS} = 0V$ $tr = tf < 50\text{ns},$ $f = 10\text{kHz (min.)}$ Note 1	-	•	-
3	Functional Test 3	•	-	3(b)	Verify Truth Table with Load. $V_{IL}=1.0V,\ V_{IH}=4.5V$ $I_{OL}=1.0\text{mA},\ I_{OH}=-1.0\text{mA}$ $V_{DD}=5.5V,\ V_{SS}=0V$ $tr=tf<50\text{ns},$ $f=10\text{kHz}\ (\text{min.})$ Note 1	-	-	-
4 to 6	Quiescent Current	I <sub>DD</sub>	3005	4(a)	$V_{IL}$ = 0V, $V_{IH}$ = 5.5V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V All Outputs Open Note 2 (Pin 20)	ì	20	μА
7 to 16	Input Current Low Level	I <sub>IL</sub>	3009	4(b)	$V_{IN}$ (Under Test) = 0V $V_{IN}$ (Remaining Inputs) = 5.5V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins 1-3-4-7-8-11-13-14-17-18)	-	-1.0	Ац
17 to 26	Input Current High Level	- l <sub>IH</sub>	3010	4(c)	$V_{IN}$ (Under Test) = 5.5V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins 1-3-4-7-8-11-13-14-17-18)	-	1.0	Ац



PAGE 24

ISSUE 1

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	UNIT
INO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
27 to 34	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OL} = 50\mu A$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.1	V
35 to 42	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	$V_{IL} = 1.35V, V_{IH} = 3.15V$ $I_{OL} = 50\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.1	V
43 to 50	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OL} = 50\mu A$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.1	V
51 to 58	Output Voltage Low Level 4	V <sub>OL4</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OL} = 12mA$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.5	V
59 to 66	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$V_{IL}$ = 1.35V, $V_{IH}$ = 3.15V $I_{OL}$ = 24mA $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins 2-5-6-9-12-15-16-19)	-	0.5	V
67 to 74	Output Voltage Low Level 6	V <sub>OL6</sub>	3007	4(d)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OL} = 24mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.5	٧
75 to 82	Output Voltage Low Level 7	V <sub>OL7</sub>	3007	4(d)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OL} = 50mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ Note 3 (Pins 2-5-6-9-12-15-16-19)	-	1.65	V
83 to 90	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OH} = -50\mu A$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	2.9	-	V
91 to 98	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$V_{IL} = 1.35V, V_{IH} = 3.15V$ $I_{OH} = -50\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	4.4	-	V



PAGE 25

ISSUE 1

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
NO.	CHANACTERISTICS	STVIDOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	OINIT
99 to 106	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4(e)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OH} = -50\mu A$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	5.4	•	٧
107 to 114	Output Voltage High Level 4	V <sub>OH4</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OH} = -4.0$ mA $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	2.4	•	V
115 to 122	Output Voltage High Level 5	V <sub>OH5</sub>	3006	4(e)	$V_{IL}$ = 1.35V, $V_{IH}$ = 3.15V $I_{OH}$ = -24mA $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins 2-5-6-9-12-15-16-19)	3.7	-	V
123 to 130	Output Voltage High Level 6	V <sub>OH6</sub>	3006	4(e)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OH} = -24mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	4.7	-	V
131 to 138	Output Voltage High Level 7	V <sub>OH7</sub>	3006	4(e)	$V_{IL} = 1.65V$ , $V_{IH} = 3.85V$ $I_{OH} = -50mA$ $V_{DD} = 5.5V$ , $V_{SS} = 0V$ Note 3 (Pins 2-5-6-9-12-15-16-19)	3.85	-	V
139 to 148	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(f)	$I_{\rm IN}$ (Under Test) = $-1.0$ mA $V_{\rm DD}$ = Open, $V_{\rm SS}$ = 0V All Other Pins Open (Pins 1-3-4-7-8-11-13-14-17-18)	-0.1	<b>1.5</b>	V
149 to 158	Input Clamp Voltage (to V <sub>DD)</sub>	V <sub>IC2</sub>	-	4(f)	$I_{\rm IN}$ (Under Test) = 1.0mA $V_{\rm DD}$ = 0V, $V_{\rm SS}$ = Open All Other Pins Open (Pins 1-3-4-7-8-11-13-14-17- 18)	0.1	1.5	V



PAGE 26

ISSUE 1

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

NO.	CHARACTERISTICS		TEST METHOD	TEST		LIMITS		1 INUT
INO.	CHANACTERISTICS	STWIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
159 to 166	Output Leakage Current Third State (Low Level Applied)	lozL	3006	4(g)	$V_{IN}(\overline{OC}) = 5.5V$ $V_{IN}$ (Remaining Inputs) = 0V $V_{OUT} = 0V$ $V_{DD} = 5.5V$ , $V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	- 10	μА
167 to 174	Output Leakage Current Third State (High Level Applied)	l <sub>OZH</sub>	3006	4(g)	$V_{IN}(\overline{OC}) = 5.5V$ $V_{IN}$ (Remaining Inputs) = 0V $V_{OUT} = 5.5V$ $V_{DD} = 5.5V$ , $V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	10	μА



PAGE 27

ISSUE 1

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STIMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test 1	•	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.45V, \ V_{IH} = 2.5V$ $I_{OL} = 1.0mA, \ I_{OH} = -1.0mA$ $V_{DD} = 3.0V, \ V_{SS} = 0V$ $t_r = t_f < 100ns$ $f = 10kHz \ (min.)$ Note 1	•	-	•
2	Functional Test 2	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.6V, \ V_{IH} = 3.7V$ $I_{OL} = 1.0 \text{mA}, \ I_{OH} = -1.0 \text{mA}$ $V_{DD} = 4.5V, \ V_{SS} = 0V$ $t_r = t_f < 50 \text{ns},$ $f = 10 \text{kHz (min.)}$ Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table with Load. $V_{IL}=1.0V,\ V_{IH}=4.5V$ $I_{OL}=1.0\text{mA},\ I_{OH}=-1.0\text{mA}$ $V_{DD}=5.5V,\ V_{SS}=0V$ $t_r=t_f<50\text{ns},$ $f=10\text{kHz}\ (\text{min.})$ Note 1	-	•	-
4 to 6	Quiescent Current	I <sub>DD</sub>	3005	4(a)	$V_{IL}$ = 0V, $V_{IH}$ = 5.5V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V All Outputs Open Note 2 (Pin 20)	-	1.0	μА
7 to 16	Input Current Low Level	lı∟	3009	4(b)	$V_{IN}$ (Under Test) = 0V $V_{IN}$ (Remaining Inputs) = 5.5V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins 1-3-4-7-8-11-13-14-17-18)	-	<b>-100</b>	nA
17 to 26	Input Current High Level	<sup>I</sup> IН -	3010	4(c)	$V_{IN}$ (Under Test) = 5.5V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins 1-3-4-7-8-11-13-14-17-18)	-	100	nA



PAGE 28

ISSUE 1

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
			MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	01111
27 to 34	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OL} = 50\mu A$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.1	V
35 to 42	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	$\begin{split} V_{IL} &= 1.35 \text{V}, \ V_{IH} = 3.15 \text{V} \\ I_{OL} &= 50 \mu \text{A} \\ V_{DD} &= 4.5 \text{V}, \ V_{SS} = 0 \text{V} \\ \text{(Pins 2-5-6-9-12-15-16-19)} \end{split}$	-	0.1	V
43 to 50	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OL} = 50\mu A$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.1	٧
51 to 58	Output Voltage Low Level 4	V <sub>OL4</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OL} = 12mA$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.4	V
59 to 66	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$V_{IL} = 1.35V, V_{IH} = 3.15V$ $I_{OL} = 24mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.4	V
67 to 74	Output Voltage Low Level 6	V <sub>OL6</sub>	3007	4(d)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OL} = 24mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.4	V
75 to 82	Output Voltage Low Level 7	V <sub>OL7</sub>	3007	4(d)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OL} = 50mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ Note 3 (Pins 2-5-6-9-12-15-16-19)	<u>-</u>	1.65	V
83 to 90	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OH} = -50\mu A$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	2.9	-	V
91 to 98	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$V_{IL} = 1.35V, V_{IH} = 3.15V$ $I_{OH} = -50\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	4.4	-	V



PAGE 29

ISSUE 1

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	UNIT	
INO.	O IANAO I ENIO 1100	STWIDOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	SINII	
99 to 106	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4(e)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OH} = -50\mu A$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	5.4	-	٧	
107 to 114	Output Voltage High Level 4	V <sub>OH4</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OH} = -4.0$ mA $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	2.4	-	V	
115 to 122	Output Voltage High Level 5	V <sub>OH5</sub>	3006	4(e)	$V_{IL} = 1.35V, V_{IH} = 3.15V$ $I_{OH} = -24mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	3.7	-	V	
123 to 130	Output Voltage High Level 6	V <sub>OH6</sub>	3006	4(e)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OH} = -24mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	4.7	<b>.</b>	V	
131 to 138	Output Voltage High Level 7	V <sub>OH7</sub>	3006	4(e)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OH} = -50mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ Note 3 (Pins 2-5-6-9-12-15-16-19)	3.85	,	V	
139 to 148	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(f)	$I_{\rm IN}$ (Under Test) = $-$ 1.0mA $V_{\rm DD}$ = Open, $V_{\rm SS}$ = 0V All Other Pins Open (Pins 1-3-4-7-8-11-13-14-17-18)	-0.1	1.5	V	
149 to 158	Input Clamp Voltage (to V <sub>DD)</sub>	V <sub>IC2</sub>	-	4(f)	$I_{\rm IN}$ (Under Test) = 1.0mA $V_{\rm DD}$ = 0V, $V_{\rm SS}$ = Open All Other Pins Open (Pins 1-3-4-7-8-11-13-14-17- 18)	0.1	1.5	٧	



PAGE 30

ISSUE 1

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT µA
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNII
159 to 166	Output Leakage Current Third State (Low Level Applied)	lozL	3006	4(g)	$V_{IN}(\overline{OC}) = 5.5V$ $V_{IN}$ (Remaining Inputs) = 0V $V_{OUT} = 0V$ $V_{DD} = 5.5V$ , $V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	•	- 0.5	μΑ
167 to 174	Output Leakage Current Third State (High Level Applied)	lоzн	3006	4(g)	$V_{IN}(\overline{OC}) = 5.5V$ $V_{IN}$ (Remaining Inputs) = 0V $V_{OUT} = 5.5V$ $V_{DD} = 5.5V$ , $V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.5	μА



PAGE 31

ISSUE 1

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

#### FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE


PATTERN					INP	UTS							C	DUT	PUT	S			DC SU	JPPLY
NO.	1	3	4	7	8	11	13	14	17	18	2	5	6	9	12	15	16	19	10	20
1	0	1	1	1	1	1	1	1	1	1									V <sub>SS</sub>	$V_{DD}$
2	0	0	0	0	0		0	0	0	0				OF	EN					
3	1	0	0	0	0		0	0	0	0									+	+


#### **NOTES**

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ , 1 = Transition, Low to High.

#### FIGURE 4(b) - INPUT CURRENT LOW LEVEL

## FIGURE 4(c) - INPUT CURRENT HIGH LEVEL





### **NOTES**

1. Each input to be tested separately.

#### **NOTES**

1. Each input to be tested separately.




PAGE 32


ISSUE 1

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL

# FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL






#### **NOTES**

- V<sub>IN</sub> = V<sub>IL</sub> (max.) and/or V<sub>IH</sub> (min.) as per Truth Table to give V<sub>OL</sub>.
- 2. Each output to be tested separately.


#### **NOTES**

- V<sub>IN</sub> = V<sub>IL</sub> (max.) and/or V<sub>IH</sub> (min.) as per Truth Table to give V<sub>OH</sub>.
- 2. Each output to be tested separately.

# FIGURE 4(f) - INPUT CLAMP VOLTAGE



# FIGURE 4(g) - OUTPUT LEAKAGE CURRENT THIRD STATE



#### **NOTES**

1. Each input to be tested separately.

#### NOTES


1. Each output to be tested separately.

PAGE 33

ISSUE 1

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(h) - INPUT CAPACITANCE



#### **NOTES**

- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.




Rev. 'A'

PAGE 34


ISSUE 1

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)






PARAMETER	S
t <sub>PZH</sub> , t <sub>PHZ</sub>	Ground
t <sub>PZL</sub> , t <sub>PLZ</sub>	2×V <sub>DD</sub>
t <sub>PLH</sub> , t <sub>PHL</sub>	Open





Q 50%  $t_{PZL}$ **t**PLZ



#### **NOTES**

t<sub>PLZ</sub>, t<sub>PZL</sub>

- 1. Pulse Generator:  $V_p = 0V$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 6$ ns,  $t_r = 1.0$ MHz minimum, 50% Duty Cycle,  $Z_{OUT} = 50\Omega$ .
- 2. C<sub>L</sub> = 50pF ± 5% including scope, wiring and stray capacitance without package in test fixture,  $R_L = 500\Omega \pm 5\%$ .





PAGE 35

ISSUE 1

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(j) - GROUND BOUNCE





#### **NOTES**

- 1. Pulse Generator  $V_{P1} = V_{P2} = 1.0V$  to 4.0V,  $t_r$  and  $t_f \le 6.0$ ns,  $t_r = 1.0$ MHz, 50% Duty Cycle,  $t_r = 50$ Ω.
- 2.  $C_L = 50pF \pm 5\%$ ,  $R_1 = 51\Omega \pm 5\%$ ,  $R_2 = 450\Omega \pm 5\%$ .
- 3. Oscilloscope  $Z_{IN} = 50\Omega$ , Bandwidth  $\geq 1.0$ GHz with memory capability.



PAGE 36

ISSUE 1

# **TABLE 4 - PARAMETER DRIFT VALUES**

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 6	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	±300	nA
7 to 16	Input Current Low Level	I <sub>E</sub>	As per Table 2	As per Table 2	±20	nA
17 to 26	Input Current High Level	lΗ	As per Table 2	As per Table 2	±20	nA
67 to 74	Output Voltage Low Level 6	V <sub>OL6</sub>	As per Table 2	As per Table 2	±0.04	V
123 to 130	Output Voltage High Level 6	V <sub>OH6</sub>	As per Table 2	As per Table 2	± 0.2	V



PAGE 37

ISSUE 1

# TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+125(+0-5)	°C
2	Outputs - (Pins 2-5-6-9-12-15-16-19)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins 1-3-4-7-8-11-13-14-17-18)	V <sub>IN</sub>	V <sub>SS</sub>	V
4	Positive Supply Voltage (Pin 20)	V <sub>DD</sub>	5.5( + 0 - 0.5)	V
5	Negative Supply Voltage (Pin 10)	V <sub>SS</sub>	0	V
6	Duration	t	72	Hours

# **NOTES**

- 1. Input Protection Resistor =  $R_1 = 1.0k\Omega$ .
- 2. Output Load =  $R_2 = 10k\Omega$ .

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0 – 5)	°C
2	Outputs - (Pins 2-5-6-9-12-15-16-19)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins 1-3-4-7-8-11-13-14-17-18)	V <sub>IN</sub>	$V_{DD}$	V
4	Positive Supply Voltage (Pin 20)	V <sub>DD</sub>	5.5( <b>+</b> 0 – 0.5)	V
5	Negative Supply Voltage (Pin 10)	V <sub>SS</sub>	0	V
6	Duration	t	72	Hours

#### **NOTES**

- 1. Input Protection Resistor =  $R_1 = 1.0k\Omega$ .
- 2. Output Load =  $R_2$  = 10k $\Omega$ .



PAGE 38

ISSUE 1

# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS


No.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT		
1	Ambient Temperature	T <sub>amb</sub>	T <sub>amb</sub> + 125( + 0 - 5)			
2	Outputs - (Pins 2-5-6-9-12-15-16-19)	V <sub>OUT</sub>	$V_{\mathrm{DD/2}}$	V		
3	Input - (Pin 1)	V <sub>IN</sub>	V <sub>SS</sub>	V		
4	Input - (Pin 11)	V <sub>IN</sub>	N V <sub>GEN1</sub>			
5	Inputs - (Pins 3-4-7-8-13-14-17-18)	V <sub>IN</sub>	V <sub>GEN2</sub>	Vac		
6	Pulse Voltage	V <sub>GEN</sub>	0V to V <sub>DD</sub>	Vac		
7	Pulse Frequency Square Wave	fGEN1 fGEN2	100k ± 10% 50k ± 10% 50±15% Duty Cycle t <sub>r</sub> =t <sub>f</sub> <100ns	Hz		
8	Positive Supply Voltage (Pin 20)	V <sub>DD</sub>	5.5( + 0 - 0.5)	V		
9	Negative Supply Voltage (Pin 10)	V <sub>SS</sub>	0	V		




PAGE 39

ISSUE 1

# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS




# FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



PAGE 40

ISSUE 1

# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS





PAGE 41

ISSUE 1

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO.19000)</u>

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

#### 4.9 TOTAL DOSE IRRADIATION TESTING

#### 4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

# 4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



PAGE 42

ISSUE 1

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

_			SPEC. AND/OR	TEST	CHANGE LIMITS	ABSC	LUTE	
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD   CONDITIONS		(Δ) NOTE 1	MIN	MAX	UNIT
1	Functional Test 1	-	As per Table 2	As per Table 2	-	1	-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	-	-
3	Functional Test 3	1	As per Table 2	As per Table 2	1	-	-	-
4 to 6	Quiescent Current	l <sub>DD</sub>	As per Table 2	As per Table 2	± 0.3	-	1.0	μА
7 to 16	Input Current Low Level	I <sub>IL</sub>	As per Table 2	As per Table 2	±20	-	<b>—100</b>	nA
17 to 26	Input Current High Level	lн	As per Table 2	As per Table 2	±20	-	100	nA
51 to 58	Output Voltage Low Level 4	V <sub>OL4</sub>	As per Table 2	As per Table 2	± 0.04	1	0.4	V
67 to 74	Output Voltage Low Level 6	V <sub>OL6</sub>	As per Table 2	As per Table 2	± 0.04	-	0.4	V
107 to 114	Output Voltage High Level 4	V <sub>OH4</sub>	As per Table 2	As per Table 2	±0.2	2.4	*	V
123 to 130	Output Voltage High Level 6	V <sub>OH6</sub>	As per Table 2	As per Table 2	± 0.2	4.7		V
159 to 166	Output Leakage Current Third State (Low Level Applied)	l <sub>OZL</sub>	As per Table 2	As per Table 2	± 0.2		- 0.5	μА
167 to 174	Output Leakage Current Third State (High Level Applied)	l <sub>OZH</sub>	As per Table 2	As per Table 2	± 0.2	-	0.5	μА

# **NOTES**

<sup>1.</sup> The change limits ( $\Delta$ ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.




Rev. 'A'

PAGE 43

ISSUE 1

# FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



# **NOTES**

1. Input Protection Resistor =  $1.0k\Omega$ .

# TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSOLUTE		UNIT
	CHARACTERISTICS	STWIDOL	TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	UNIT
1	Functional Test 1	-	As per Table 2	As per Table 2	•	-	•	-
2	Functional Test 2	-	As per Table 2	As per Table 2		-	-	-
3	Functional Test 3		As per Table 2	As per Table 2	-	-	•	-
4 to 6	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	-	-	100	μА



Rev. 'A'

PAGE 44

ISSUE 1

# APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR MOTOROLA (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.1(a)	Para. 5.2.2, Total Dose Irradiation Testing: Shall not be performed during qualification and maintenance of qualification.