

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HIGH PERFORMANCE PROGRAMMABLE

ARRAY LOGIC CIRCUIT,

BASED ON TYPE PAL22V10

ESCC Detail Specification No. 9304/005

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 53

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HIGH PERFORMANCE PROGRAMMABLE

ARRAY LOGIC CIRCUIT,

BASED ON TYPE PAL22V10

ESA/SCC Detail Specification No. 9304/005

space components coordination group

		Approved by		
Issue/Rev. Date		SCCG Chairman	ESA Director General or his Deputy	
Issue 1	July 1993	Tommen's	totest	
Revision 'A'	January 1994	Tomores -	J. techono	
ζ				



Rev. 'A'

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
'A'	Jan.'94	Reference P1. Cover Page P2. DCN P39. Table 4 : Limit for items 8	Item	None None 221093

	See	ESA/SCC Detail Specification No. 9304/005		PAGE 3 ISSUE 1
		TABLE OF CONTENTS		Page
1.	GENERAL			Page 5
1.1	Scope			5
1.2 1.3	Component Type Variar Maximum Ratings	Its		5
1.3	Parameter Derating Info	rmation		5 5
1.5	Physical Dimensions	mation		5
1.6	Pin Assignment			5
1.7	Programming Procedure	9		5
1.8	Programming Matrix			5
1.9	Functional Diagram			5
1.10	Handling Precautions			5
2.	APPLICABLE DOCUM			22
3.		S, ABBREVIATIONS, SYMBOLS AND U	<u>NITS</u>	22
4.	REQUIREMENTS			22
4.1	General			22
4.2	Deviations from Generic			22
4.2.1 4.2.2	Deviations from Special Deviations from Final Pr			22
4.2.2 4.2.3		and Electrical Measurements		22 22
4.2.4	Deviations from Qualific			22
4.2.5	Deviations from Lot Acc			23
4.3	Mechanical Requiremen			23
4.3.1	Dimension Check			23
4.3.2	Weight			23
4.4	Materials and Finishes			23
4.4.1	Case			23
4.4.2	Lead Material and Finish	1		23
4.5	Marking General			23
4.5.1 4.5.2	Lead Identification			23 23
4.5.2	The SCC Component N	umber		23
4.5.4	Traceability Information			24 24
4.6	Electrical Measurements	6		24
4.6.1	Electrical Measurements			24
4.6.2	Electrical Measurements	s at High and Low Temperatures		24
4.6.3	Circuits for Electrical Me	easurements		24
4.7	Burn-in Tests			24
4.7.1	Parameter Drift Values			24
4.7.2		nperature Reverse Bias Burn-in		24
4.7.3 4.7.4	Conditions for Power Bu			24
4.7.4	Electrical Circuit for Pov	h Temperature Reverse Bias Burn-in		24 24
4.7.5	Environmental and Endu			24 42
4.8.1		s on Completion of Environmental Tests		42
4.8.2		s at Intermediate Points during Endurance	e Tests	42
4.8.3		s on Completion of Endurance Tests		42
4.8.4	Conditions for Operating	-		42
4.8.5	Electrical Circuit for Ope			42
4.8.6	Conditions for High Terr	· ·		42
4.9	Total Dose Irradiation Te	esting		42

•

C Detail Specification	PAGE	4
No. 9304/005	ISSUE	1

TABLES

Page

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature - d.c. Parameters	25
	Electrical Measurements at Room Temperature - a.c. Parameters	28
3	Electrical Measurements at High and Low Temperatures - d.c. Parameters	30
	Electrical Measurements at High and Low Temperatures - a.c. Parameters	33
4	Parameter Drift Values	39
5(a)	Conditions for Burn-in High Temperature Reverse Bias Burn-in	40
5(b)	Conditions for Power Burn-in and Operating Life Tests	40
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate	43
	Points and on Completion of EnduranceTesting - d.c. Parameters	
	Electrical Measurements on Completion of Environmental Tests and at Intermediate	46
	Points and on Completion of EnduranceTesting - a.c. Parameters	

FIGURES

1	Parameter Derating Information	6
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Programming Procedure	12
3(c)	Programming Matrix	18
3(d)	Functional Diagram	20
4	Circuits for Electrical Measurements	35
5(a)	Electrical Circuit for High Temperature Reverse Bias Burn-in	41
5(b)	Electrical Circuit for Power Burn-in and Operating Life Tests	41
APPE	NDICES (Applicable to specific Manufacturers only)	

'A' Agreed Deviations for Texas Instruments (F)

49



1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, High Performance Programmable Array Logic Circuit, based on Type PAL22V10. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 PROGRAMMING PROCEDURE

As per Figure 3(b).

1.8 PROGRAMMING MATRIX

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 500Volts.



TABLE 1(a) - TYPE VARIANTS

VARIANT	BASED ON TYPE	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	22V10-20	FLAT	2(a)	G4
02	22V10-20	D.I.L.	2(b)	G4
03	22V10-20	CHIP CARRIER	2(c)	7
04	22V10-20	CHIP CARRIER	2(c)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	NOTES
1	Supply Voltage	V _{CC}	7.0	V	Note 1
2	Input Voltage (Operating Condition)	V _{IN}	5.5	V	Note 1
3	Input Voltage (Programming and Test)	V _{IN}	10.75	V	-
4	Voltage applied to a disabled output	V _{OUT}	5.5	V	Note 1
5	Power Dissipation (Programmed)	PD	1.1	w	-
6	Operating Temperature Range	Т _{ор}	– 55 to + 125	°C	-
7	Storage Temperature Range	T _{stg}	– 65 to + 150	°C	-
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 2 Note 3

NOTES

- 1. These ratings apply except for programming pins during a programming cycle.
- 2. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 3. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.





FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 24-PIN



SYMBOL	MILLIM	MILLIMETRES	
STWBUL	MIN	MAX	NOTES
A	1.39	2.16	
b	0.38	0.56	8
С	0.08	0.23	8
D	12.30	-	4
E	8.50	10.10	
E1	10.16	TYPICAL	4
e	1.27	TYPICAL	5, 9
e1	1.10	TYPICAL	5, 9
L	6.98	10.16	
L1	24.13	30.48	
Q	0.25	1.02	2
S	0.71	1.27	7





FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 24-PIN




SYMBOL	MILLIMETRES		NOTES	
STIMBUL	MIN	MAX	NOTES	
А	-	5.08		
b	0.38	0.66	8	
b1	-	1.78	8	
С	0.20	0.44	8	
D	31.50	32.51	4	
E	6.22	7.62	4	
E1	7.37	8.13		
е	2.54	TYPICAL	6, 9	
F	1.27	TYPICAL		
н	0.69	-	8	
L -	3.30	5.08	8	
Q	0.51	-	3	
S	-	2.54	7	
۵	0°	15°	10	

.



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - SQUARE CHIP CARRIER PACKAGE, 28 TERMINAL



SYMBOL	MILLIMETRES		NOTES	
STWDUL	MIN. MAX.			
A	11.23	11.63		
В	10.31	11.63		
С	0.25	0.51	11	
D	0.89	1.14	12	
E	1.14	1.40	8	
F	0.56	0.71	8	
G	1.27 TYPICAL		5, 9	
Н	1.63	2.54		

NOTES: See Page 10.




ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(c) INCLUSIVE

- 1. Index area: a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(c).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 22 spaces for flat and dual-in-line packages.
 24 spaces for chip carrier packages.
- 10. Lead centre when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.



(TOP VIEW)

(TOP VIEW)

FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

 FLAT PACKAGE AND

 DUAL-IN-LINE PIN OUTS
 1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24

 CHIP CARRIER PIN OUTS
 2
 3
 4
 5
 6
 7
 9
 10
 11
 12
 13
 14
 16
 17
 18
 19
 20
 21
 23
 24
 25
 26
 27
 28



FIGURE 3(b) - PROGRAMMING PROCEDURE

1. <u>GENERAL</u>

Devices shall be programmed in accordance with the following sequence:-

- (a) The appropriate programme shall be selected, either:-
 - (i) The programme specified in Appendix 'A' to this specification for use during Qualification Testing, Extension of Qualification and during Endurance Testing during LAT2, or
 - (ii) A programme as supplied by the Orderer for use during Endurance Testing during Lot Acceptance Testing.
- (b) Marking as per Para. 4.5.4 of this specification.
- (c) The appropriate programming procedure as specified hereafter.
- (d) Pre burn-in electrical measurements at $T_{amb} = -55$, +22 and +125°C in accordance with Table 6 of this specification.
- (e) Check programming and electrical measurements yield >90% of the components submitted for programming.
- (f) Power burn-in of 168 hours in accordance with Table 5(b) of this specification.
- (g) Post burn-in electrical measurements at T_{amb} = +22°C in accordance with Table 6 of this specification, PDA = 5% or 1 device whichever is the greater.
- (h) Preparation of a Certificate of Conformance which should contain information correlating a unique identifier with the Programme, Programmer and date of Programming.

2. **PROCEDURES**

Programming procedures shall be as given in the following paragraphs.

2.1 VARIANTS 01 TO 04

Array fuses are programmed executing the following programming sequence. Each fuse can be opened by selecting the appropriate Input Line (1 of 46) and then pulsing the correct Product Line (1 of 10). The levels for selecting Input Lines and Product Lines are shown in Tables II/1 and III/1.

- Step 1: Raise PGM ENABLE to V_{IHH}.
- Step 2: Select an Input Line by applying appropriate levels to PI pins in accordance with Table II/1.
- Step 3: Select a Product Line group by applying appropriate levels to PA pins in accordance with Table III/1. The actual product line selected will be determined by the PO pin (described in step 5).
- Step 4: Raise OE to VIH.
- Step 5: Raise the selected PO pin to V_{IHH}.
- Step 6: Programme the fuse by pulsing V_{CC} to V_{IHH} .
- Step 7: Remove the output voltage.
- Step 8: Lower \overline{OE} to V_{IL} to enable device.
- Step 9: Verify the blowing of the fuse by checking for a V_{OL} at the selected PO pin.


NOTES

- 1. If the fuse is still intact, steps 1 to 9 may be repeated until the fuse is successfully blown, but this shall not exceed 4 times. Do not apply additional pulses to a fuse once it is correctly programmed. Verification is possible only with the security fuse intact.
- A single security fuse is provided on each device to discourage the unauthorised copying of fuse patterns. To programme the security fuse, follow the steps above omitting steps 2, 5 and 9. Verification is achieved by verifying the entire fuse array. If the security fuse is blown, all other fuses will appear to be unblown.



FIGURE I/1 - PIN ASSIGNMENT IN PROGRAMMING MODE

PRODUCT TERM



NOTES

1. NC = Not Connected.



. ..

TABLE I/1 - PROGRAMMING PARAMETERS, Tamb = +25°C

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT
1	Programme-pulse Voltage	V _{IHH}	10.25 to 10.75	V
2	Programme-pulse Current PO	Інн	50 Max.	mA
3	Programme-pulse Current PGM ENABLE, OE, PI, PA	Інн	25 Max.	mA
4	Programme-pulse Current I _{CC}	Чнн	500 Max.	mA
5	Programme-pulse duration at PO	t _{w1}	10 to 50	μs
6	Set-up time	t _{su}	100 Min.	ns
7	Hold time	t _h	100 Min.	ns
8	Delay time from OE LOW to Valid Output	t _{d1}	100 Min.	ns



ISSUE 1

TABLE II/1 - INPUT LINE SELECT

	INPUT	LINE NUME	Ber - Addf	RESS PIN S	TATES	
LINE No.	Pl4	PI3	PI2	Pl1	PI0	HEX
00	L	L	L	L	L	00
01	L	L	L	L	н	01
02	L	L	L	Н	L	02
03	L	L	L	н	н	03
04	L	L	н	L	L	04
05	L	L	н	L	н	05
06	L	L	н	н	L	06
07	L	L	н	н	н	07
08	L	н	L	L	L	08
09	L	н	L	L	н	09
10	L	Н	L	н	L	0A
11	L	н	L	н	н	0B
12	L	н	н	L	L	0C
13	L	н	н	L	H	0D
14	L	Н	н	н	L	0E
15	L	н	н	н	н	0F
16	н	L	L	L	L	10
17	н	L	L	L	н	11
18	н	L	L	н	L	12
19	н	L	L	Н	н	13
20	н	L	н	L	L	14
21	н	L	н	L	н	15
22	н	L	н	н	L	16
23	н	L	н	Н	н	17
24	н	н	L	L	L	18
25	н	н	L	L	н	19
26	Н	н	L	Н	L	1A
27	н	Н	L	н	Н	1B
28	н	н	н	L	L	1C
29	н	н	н	L	Н	1D
30	н	Н	н	Н	L	1E
31	Н	Н	Н	Н	Н	1F
32	HH	L	L	L	L	20
33	HH	L	L	L	Н	21
34	НН	L	L	Н	L	22
35	HH	L	L	Н	Н	23
36	HH	L	Н	L	L	24
37	HH	L	Н	L	н	25
38	HH	L	Н	Н	L	26
39	HH	L	Н	Н	Н	27
40	HH	Н	L	L	L	28
41	HH	Н	L	L	Н	29
42	HH	Н	L	Н	L	2A
43	НН	Н	L	Н	н	2B
44 (1)	HH	Н	Н	L	L	2C
45 (2)	HH	Н	Н	L	Н	2D

NOTES

1. Output Polarity.

2. Register/Non-Register Output.



TABLE III/1 - PRODUCT TERM ADDRESSING

				PR	ODUC	T TEF	RM						ERM SE PIN STA	
											PA3	PA2	PA1	PA0
0	Т	0	0	0	0	0	0	0	0	0	L	L	L	L
1		1	1	1	1	1	1	1	1	1	L	L	L	Н
2		2	2	2	2	2	2	2	2	2	L	L	н	L
3		3	3	3	3	3	3	3	3	3	L	L	н	Н
4		4	4	4	4	4	4	4	4	4	L	н	L	L
5		5	5	5	5	5	5	5	5	5	L	н	L	Н
6		6	6	6	6	6	6	6	6	6	L	н	н	L
7		7	7	7	7	7	7	7	7	7	L	Н	н	н
-		8	8	8	8	8	8	8	8	-	н	L	L	L
-		9	9	9	9	9	9	9	9	-	н	L	L	Н
-		-	10	10	10	10	10	10	-	-	н	L	н	L
-		-	11	11	11	11	11	11	-	-	н	L	н	Н
-		-	-	12	12	12	12	-	-	-	н	н	L	L
-		-	-	13	13	13	13	-	-	-	Н	н	L	н
-		-	-	-	14	14	-	-	-	-	Н	н	н	L
-		-	-	-	15	15	-	-	-	-	н	н	н	н
OE		DE	OE	OE	OE	OE	OE	OE	OE	OE	нн	L	L	L
AF	4	٩P	AP	AP	AP	AP	AP	AP	AP	AP	нн	L	L	н
-	4	٩R	-	-	-	-	-	-	SP	-	нн	Н	L	L
-	5	SF	-	-	-	-	- '	-	-	-	HH	Н	L	Н
PO	0 P	01	PO2	PO3	PO4	PO5	PO6	P07	PO8	PO9				
	PROGRAMMING ACCESS AND VERIFY PIN													

<u>NOTES</u>

1. Logic Level Definitions: $L = V_{IL} = 0.5V(max.)$, $H = V_{IH} = 2.4V(min.)$, $HH = V_{IHH}$.

- 2. OE = Output Enable.
- 3. AP = Architecture Product.
- 4. AR = Asynchronous Reset, SP = Synchronous Preset.
- 5. SF = Security Fuse (does not require voltage to the PO pin).







FIGURE II/1 - PROGRAMMING WAVEFORMS



NOTES

- 1. A high level during the verify interval indicates that the programming has not been successful.
- 2. A low level during the verify interval indicates that the programming has been successful.





- -----





FIGURE 3(c) - PROGRAMMING MATRIX (CONTINUED)



NOTES: See Page 20.



NOTES TO FIGURE 3(c)

- 1. Fuse Number = First Fuse Number plus Increment.
- 2. Pin numbers shown are for DIL and FP.
- 3. Inside each MACROCELL, the "P" fuse is the Polarity fuse and the "R" fuse is the Register fuse.





FIGURE 3(d) - FUNCTIONAL DIAGRAM



FIGURE 3(d) - FUNCTIONAL DIAGRAM (CONTINUED)

OUTPUT LOGIC MACROCELL DIAGRAM



NOTES

- 1. AR = Asynchronous Reset.
- 2. SS = Synchronous Set.
- 3. P = Polarity Fuse: P = 0 = Active Low, P = 1 = Active High.
- 4. R = Register Fuse: R = 0 for Output = Register, R = 1 for Output = Combinational.



2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} = Input Clamp Voltage.

I_{IC} = Input Clamp Diode Current.

PGM = Programme.

4. **REQUIREMENTS**

4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 Deviations from Final Production Tests (Chart II)

(a) Para. 4.4 - Additional marking, as specified in Para. 4.5.4 of this specification, shall be added immediately prior to programming.

4.2.3 Deviations from Burn-in and Electrical Measurements (Chart III)

- (a) Para. 7.1.1(a), "High Temperature Reverse Bias" tests and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 7.1.1(b), "Power Burn-in" shall be performed for 168 hours. After programming, a further Power Burn-in of 168 hours shall be performed as part of the sequence specified in Figure 3(b) of this specification.
- (c) Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form, is required.

4.2.4 Deviations from Qualification Tests (Chart IV)

(a) Prior to Qualification testing, all devices to be subjected to qualification testing shall be programmed to the Qualification Pattern specified in Appendix 'A' of this specification.



4.2.5 Deviations from Lot Acceptance Tests (Chart V)

- (a) Prior to LAT1 testing, all devices to be subjected to LAT1 testing shall be programmed to the Qualification Pattern specified in Appendix 'A' of this specification, but see (c) below.
- (b) Prior to LAT2 testing, all devices to be subjected to LAT2 testing shall be programmed to either:-
 - (i) The Qualification Pattern specified in Appendix 'A' of this specification or,
 - (ii) A programme specified by the Orderer,
 - but see (c) below.
- (c) LAT3 testing shall be performed on unprogrammed devices.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.1 grammes for the flat package, 5.0 grammes for the dual-in-line package and 0.7 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '4' or Type '7' in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



4.5.3 The SCC Component Number,

Each component shall bear the SCC Component Number which shall be constituted and marked as follows: <u>930400501B</u>

Detail Specification Number		
	- L	
Type Variant, as applicable		
Testing Level (B or C, as appropriate)		

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

For programmed devices, a unique programme identifier shall be added. This identifier shall identify Programme, Programmer and date of programming.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ± 3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125(+0-5) °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for High Temperature Reverse Bias Burn-in

Not applicable.

4.7.3 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5(b) of this specification.

4.7.4 <u>Electrical Circuit for High Temperature Reverse Bias Burn-in</u> Not applicable.

4.7.5 Electrical Circuit for Power Burn-in

A circuit for use in performing the power burn-in tests is shown in Figure 5(b) of this specification.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP	LIN	1ITS	UNIT
	;	o mbol	MIL-STD 883	FIG.	C = CCP) (NOTE 1)	MIN	МАХ	
1	Functional Test 1	-	-	-	Verify Fuse Integrity $V_{IL} = 0V, V_{IH} = 4.5V,$ $V_{IHH} = 10.75V$ $V_{CC} = 4.5V, GND = 0V$	-	-	-
2	Functional Test 2	-	-		Verify Fuse Integrity $V_{IL} = 0V, V_{IH} = 5.5V,$ $V_{IHH} = 10.75V$ $V_{CC} = 5.5V, GND = 0V$	-	-	-
3	Supply Current	lcc	3005	4(a)	V_{IN} (All Inputs) = 0V All Outputs Open V_{CC} = 5.5V, GND = 0V Variants 01 to 04 (Pin D/F 24) (Pin C 28)	-	200	mA
4 to 24	Input Current Low Level 1	l _{IL1}	3009	4(b)	$V_{IN} \text{ (Under Test)} = 0.4V$ $V_{IN} \text{ (Remaining Inputs)} = 5.5V$ $V_{CC} = 5.5V, \text{ GND} = 0V$ (Pins D/F 2-3-4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19-20- 21-22-23) (Pins C 3-4-5-6-7-9-10-11-12- 13-16-17-18-19-20-21-23-24- 25-26-27)	-	- 100	μΑ
25	Input Current Low Level 2	I _{IL2}	3009	4(b)	$V_{IN} \text{ (Under Test)} = 0.4V$ $V_{IN} \text{ (Remaining Inputs)} = 5.5V$ $V_{CC} = 5.5V, \text{ GND} = 0V$ (Pin D/F 1) (Pin C 2)	-	- 200	μA
26 to 47	Input Current High Level 1	l _{iH1}	3010	4(c)	$V_{IN} \text{ (Under Test)} = 2.7V$ $V_{IN} \text{ (Remaining Inputs)} = 0V$ $V_{CC} = 5.5V, \text{ GND} = 0V$ (Pins D/F 1-2-3-4-5-6-7-8-9- 10-11-13-14-15-16-17-18-19- 20-21-22-23) (Pins C 2-3-4-5-6-7-9-10-11- 12-13-16-17-18-19-20-21-23- 24-25-26-27)		25	μΑ



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP	LIM	IITS	UNIT
140.		OTMBOL	MIL-STD 883	FIG.	C = CCP) (NOTE 1)	MIN	MAX	ONT
48 to 69	Input Current High Level 2	I _{IH2}	3010	4(c)	$V_{IN} \text{ (Under Test)} = 5.5V$ $V_{IN} \text{ (Remaining Inputs)} = 0V$ $V_{CC} = 5.5V, \text{ GND} = 0V$ (Pins D/F 1-2-3-4-5-6-7-8-9- 10-11-13-14-15-16-17-18-19- 20-21-22-23) (Pins C 2-3-4-5-6-7-9-10-11- 12-13-16-17-18-19-20-21-23- 24-25-26-27)	-	1.0	mA
70 to 79	Output Voltage Low Level	V _{OL}	3007	4(d)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $I_{OL} = 12mA$ $V_{CC} = 4.5V, GND = 0V$ Note 2 (Pins D/F 14-15-16-17-18-19-20-21-22-23) (Pins C 17-18-19-20-21-23-24-25-26-27)	-	0.5	V
80 to 89	Output Voltage High Level	V _{OH}	3006	4(e)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $I_{OH} = 2.0mA$ $V_{CC} = 4.5V, GND = 0V$ Note 2 (Pins D/F 14-15-16-17-18-19-20-21-22-23) (Pins C 17-18-19-20-21-23-24-25-26-27)	2.4	1	V
90 to 99	Output Leakage Current Third State (High Level Applied)	lozн	3006	4(f)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $V_{OUT} = 2.7V$ $V_{CC} = 5.5V, GND = 0V$ Notes 2 and 3 (Pins D/F 14-15-16-17-18-19-20-21-22-23) (Pins C 17-18-19-20-21-23-24-25-26-27)	-	100	μΑ
100 to 109	Output Leakage Current Third State (Low Level Applied)	lozl	3006	4(g)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $V_{OUT} = 0.4V$ $V_{CC} = 5.5V, GND = 0V$ Notes 2 and 3 (Pins D/F 14-15-16-17-18-19-20-21-22-23) (Pins C 17-18-19-20-21-23-24-25-26-27)	-	- 100	μА



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP	LIM	LIMITS	
	VO. CHARACTERISTICS SYM		MIL-STD 883	FIG.	C = CCP) (NOTE 1)	MIN	MAX	UNIT
110 to 131	Input Clamp Voltage	V _{IC}	-	4(h)	$I_{IN} \text{ (Under Test)} = -18\text{mA}$ Remaining Inputs Open $V_{CC} = 4.5\text{V}, \text{ GND} = 0\text{V}$ (Pins D/F 1-2-3-4-5-6-7-8-9- 10-11-13-14-15-16-17-18-19- 20-21-22-23) (Pins C 2-3-4-5-6-7-9-10-11- 12-13-16-17-18-19-20-21-23- 24-25-26-27)		- 1.5	V
132 to 141	Short Circuit Output Current	los	3011	4(i)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $V_{OUT} (Under Test) = 0.5V$ Remaining Outputs Open $V_{CC} = 5.5V, GND = 0V$ Variants 01 to 04 Notes 2 and 4 (Pins D/F 14-15-16-17-18-19- 20-21-22-23) (Pins C 17-18-19-20-21-23- 24-25-26-27)	- 30	- 90	mA

NOTES

1. To be performed on unprogrammed devices only.

2. The Manufacturer's input sequence is to be used to activate output conditions via internal circuitry.

3. The measurement includes the input currents I_{IL} and I_{IH} .

- 4. No more than one output should be shorted at a time and the duration shall not exceed 1 second.
- 5. Guaranteed but not tested, with LTPD10.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST)	LIM	ITS	UNIT
110.		UTIMBOL	MIL-STD 883	FIG.	(NOTE 1)	MIN	МАХ	ONIT
142 to 143	Propagation Delay Low to High 1 (I to I/O/Q) (I/O to I/O)	t₽LH1	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 V_{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04		20	ns
144 to 145	Propagation Delay High to Low 1 (I to I/O/Q) (I/O to I/O)	t₽HL1	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 V_{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04	_	20	ns
146 to 147	Propagation Delay Low to High 2 (I to I/O/Q) (I/O (Reset) to I/O/Q)	t₽LH2	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 V_{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04	-	25	ns
148 to 149	Propagation Delay High to Low 2 (I to I/O/Q) (I/O (Reset) to I/O/Q)	tphl2	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 V_{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04	-	25	ns
150	Propagation Delay Low to High 3 (CLK to I/O/Q)	t₽LH3	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 V_{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04	-	15	ns
151	Propagation Delay High to Low 3 (CLK to I/O/Q)	tphl3	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 V_{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04	_	15	ns



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST)	LIM	IITS	UNIT
110.		STMBOL	MIL-STD 883	FIG.	(NOTE 1)	MIN	МАХ	UNIT
152 to 154	Output Enable Time High Impedance to Low Output (I to I/O/Q) (I/O to I/O) (I/O to Q)	tpzl.	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 V_{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04	-	20	ns
155 to 157	Output Enable Time High Impedance to High Output (I to I/O/Q) (I/O to I/O) (I/O to Q)	tрzн	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 V_{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04	_	20	ns
158 to 160	Output Disable Time Low Output to High Impedance (I to I/O/Q) (I/O to I/O) (I/O to Q)	t _{PLZ}	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 V_{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04		20	ns
161 to 163	Output Disable Time High Output to High Impedance (I to I/O/Q) (I/O to I/O) (I/O to Q)	tрнz	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 V_{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04	_	20	ns
164	Maximum Clock Frequency	f _(CL)	-	4(j)	Clock = Pulse Generator V _{DD} = 4.5V, GND = 0V Note 5 Variants 01 to 04	33.3	-	MHz



PAGE 30

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, - d.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP	LIN	IITS	UNIT
140.			MIL-STD 883	FIG.	C = CCP) (NOTE 1)	MIN	МАХ	UNIT
1	Functional Test 1	-	-	-	Verify Fuse Integrity $V_{IL} = 0V, V_{IH} = 4.5V,$ $V_{IHH} = 10.75V$ $V_{CC} = 4.5V, GND = 0V$	-	-	-
2	Functional Test 2	-	-		Verify Fuse Integrity $V_{IL} = 0V, V_{IH} = 5.5V,$ $V_{IHH} = 10.75V$ $V_{CC} = 5.5V, GND = 0V$	-	-	-
3	Supply Current	Icc	3005	4(a)	V_{IN} (All Inputs) = 0V All Outputs Open V_{CC} = 5.5V, GND = 0V Variants 01 to 04 (Pin D/F 24) (Pin C 28)	-	200	mA
4 to 24	Input Current Low Level 1	ι _{L1}	3009	4(b)	$V_{IN} \text{ (Under Test)} = 0.4V$ $V_{IN} \text{ (Remaining Inputs)} = 5.5V$ $V_{CC} = 5.5V, \text{ GND} = 0V$ (Pins D/F 2-3-4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19-20- 21-22-23) (Pins C 3-4-5-6-7-9-10-11-12- 13-16-17-18-19-20-21-23-24- 25-26-27)	-	- 100	μΑ
25	Input Current Low Level 2	I _{IL2}	3009	4(b)	$V_{IN} \text{ (Under Test)} = 0.4V$ $V_{IN} \text{ (Remaining Inputs)} = 5.5V$ $V_{CC} = 5.5V, \text{ GND} = 0V$ (Pin D/F 1) (Pin C 2)	-	- 200	μΑ
26 to 47	Input Current High Level 1	μн1	3010	4(c)	$V_{IN} \text{ (Under Test)} = 2.7V$ $V_{IN} \text{ (Remaining Inputs)} = 0V$ $V_{CC} = 5.5V, \text{ GND} = 0V$ (Pins D/F 1-2-3-4-5-6-7-8-9- 10-11-13-14-15-16-17-18-19- 20-21-22-23) (Pins C 2-3-4-5-6-7-9-10-11- 12-13-16-17-18-19-20-21-23- 24-25-26-27)	-	25	μΑ



ESA/SCC Detail Specification

No. 9304/005

PAGE 31

ISSUE 1

- --- -

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP	LIM	IITS	UNIT
140.		OTMBOL	MIL-STD 883	FIG.	C = CCP) (NOTE 1)	MIN	МАХ	UNIT
48 to 69	Input Current High Level 2	l _{iH2}	3010	4(c)	$V_{IN} \text{ (Under Test)} = 5.5V$ $V_{IN} \text{ (Remaining Inputs)} = 0V$ $V_{CC} = 5.5V, \text{ GND} = 0V$ (Pins D/F 1-2-3-4-5-6-7-8-9- 10-11-13-14-15-16-17-18-19- 20-21-22-23) (Pins C 2-3-4-5-6-7-9-10-11- 12-13-16-17-18-19-20-21-23- 24-25-26-27)	-	1.0	mA
70 to 79	Output Voltage Low Level	V _{OL}	3007	4(d)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $I_{OL} = 12mA$ $V_{CC} = 4.5V, GND = 0V$ Note 2 (Pins D/F 14-15-16-17-18-19-20-21-22-23) (Pins C 17-18-19-20-21-23-24-25-26-27)	-	0.5	V
80 to 89	Output Voltage High Level	V _{OH}	3006	4(e)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $I_{OH} = 2.0mA$ $V_{CC} = 4.5V, GND = 0V$ Note 2 (Pins D/F 14-15-16-17-18-19-20-21-22-23) (Pins C 17-18-19-20-21-23-24-25-26-27)	2.4		V
90 to 99	Output Leakage Current Third State (High Level Applied)	lozн	3006	4(f)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $V_{OUT} = 2.7V$ $V_{CC} = 5.5V, GND = 0V$ Notes 2 and 3 (Pins D/F 14-15-16-17-18-19- 20-21-22-23) (Pins C 17-18-19-20-21-23- 24-25-26-27)	-	100	μΑ
100 to 109	Output Leakage Current Third State (Low Level Applied)	Iozl	3006	4(g)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $V_{OUT} = 0.4V$ $V_{CC} = 5.5V, GND = 0V$ Notes 2 and 3 (Pins D/F 14-15-16-17-18-19-20-21-22-23) (Pins C 17-18-19-20-21-23-24-25-26-27)		- 100	μΑ



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP	LIM	IITS	UNIT
110.		5 TMBOL	$\begin{array}{c c} MIBOL \\ MIL\text{-}STD \\ 883 \end{array} \qquad \begin{array}{c} D/F = D P \\ C = C \\ C = C \end{array}$		C = CCP) (NOTE 1)	MIN	МАХ	UNIT
110 to 131	Input Clamp Voltage	V _{IC}	-	4(h)	$I_{\text{IN}} \text{ (Under Test)} = -18\text{mA}$ Remaining Inputs Open $V_{\text{CC}} = 4.5\text{V}, \text{ GND} = 0\text{V}$ (Pins D/F 1-2-3-4-5-6-7-8-9- 10-11-13-14-15-16-17-18-19- 20-21-22-23) (Pins C 2-3-4-5-6-7-9-10-11- 12-13-16-17-18-19-20-21-23- 24-25-26-27)	-	- 1.5	V
132 to 141	Short Circuit Output Current	l _{OS}	3011	4(i)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $V_{OUT} (Under Test) = 0.5V$ Remaining Outputs Open $V_{CC} = 5.5V, GND = 0V$ Variants 01 to 04 Notes 2 and 4 (Pins D/F 14-15-16-17-18-19- 20-21-22-23) (Pins C 17-18-19-20-21-23- 24-25-26-27)	- 30	- 90	mA



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, - a.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST)	LIM	IITS	UNIT
110.		UTMIDUE	MIL-STD 883	FIG.	(NOTE 1)	MIN	MAX	UNIT
142 to 143	Propagation Delay Low to High 1 (I to I/O/Q) (I/O to I/O)	tplh1	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 V_{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04	-	20	ns
144 to 145	Propagation Delay High to Low 1 (I to I/O/Q) (I/O to I/O)	t₽HL1	3004	4(j)	$V_{IN} \text{ (Under Test) = Pulse} \\ \text{Generator} \\ V_{IN} \text{ (Remaining Inputs)} \\ = \text{Note 2} \\ V_{CC} = 4.5\text{V}, \text{ GND = 0V} \\ \text{Note 5} \\ \text{Variants 01 to 04} \\ \end{cases}$	-	20	ns
146 to 147	Propagation Delay Low to High 2 (I to I/O/Q) (I/O (Reset) to I/O/Q)	tplh2	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 V_{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04	-	25	ns
148 to 149	Propagation Delay High to Low 2 (I to I/O/Q) (I/O (Reset) to I/O/Q)	tphl2	3004	4(j)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (Remaining Inputs)}$ = Note 2 $V_{CC} = 4.5V, \text{ GND} = 0V$ Note 5 Variants 01 to 04	-	25	ns
150	Propagation Delay Low to High 3 (CLK to I/O/Q)	tplh3	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 V_{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04	-	15	NS
151	Propagation Delay High to Low 3 (CLK to I/O/Q)	tphl3	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 V_{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04	-	15	ns



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, - a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	test Fig.	TEST CONDITIONS (PINS UNDER TEST) (NOTE 1)	LIMITS		UNIT
						MIN	МАХ	UNIT
152 to 154	Output Enable Time High Impedance to Low Output (I to I/O/Q) (I/O to I/O) (I/O to Q)	t₽ZL	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 V_{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04		20	ns
155 to 157	Output Enable Time High Impedance to High Output (I to I/O/Q) (I/O to I/O) (I/O to Q)	t₽ZH	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 V_{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04	-	20	ns
158 to 160	Output Disable Time Low Output to High Impedance (I to I/O/Q) (I/O to I/O) (I/O to Q)	tplz	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 V_{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04	I	20	ns
161 to 163	Output Disable Time High Output to High Impedance (I to I/O/Q) (I/O to I/O) (I/O to Q)	tрнz	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 V_{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04	-	20	ns
164	Maximum Clock Frequency	f _(CL)	-	4(j)	Clock = Pulse Generator V _{DD} = 4.5V, GND = 0V Note 5 Variants 01 to 04	33.3	-	MHz

NOTES: See Page 27.

- -..





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS



NOTES

1. Each input to be tested separately.

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL





FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL



NOTES

1. Each input to be tested separately.

NOTES

- 1. Manufacturer's Input sequence or Programmed Test sequence.
- 2. Each output to be tested separately.

. ...





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL



NOTES

- 1. Manufacturer's Input sequence or Programmed Test sequence.
- 2. Each output to be tested separately.


FIGURE 4(g) - OUTPUT LEAKAGE CURRENT LOW LEVEL APPLIED



NOTES

- 1. Manufacturer's Input sequence or Programmed Test sequence.
- 2. Each output to be tested separately.


FIGURE 4(f) - OUTPUT LEAKAGE CURRENT HIGH LEVEL APPLIED



NOTES

- 1. Manufacturer's Input sequence or Programmed Test sequence.
- 2. Each output to be tested separately.

FIGURE 4(h) - INPUT CLAMP VOLTAGE




NOTES

1. Each input to be tested separately.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - SHORT CIRCUIT OUTPUT CURRENT



NOTES

- 1. Manufacturer's Input sequence or Programmed Test sequence.
- 2. Each output to be tested separately.





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - PROPAGATION DELAY



NOTES

- 1. C_L includes probe and jig capacitance and is 50pF for t_{pd} and t_{en} , 5.0pF for t_{dis} .
- 2. When measuring propagation delay times, switch S1 is closed.
- 3. All input pulses have the following characteristics: PRR \leq 10MHz, t_r and t_f = 2.0ns, Duty Cycle = 50%.
- 4. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.



PAGE 39

- --- -

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3	Supply Current	lcc	As per Table 2	As per Table 2	± 10	%
4 to 24	Input Current Low Level 1	I _{IL1}	As per Table 2	As per Table 2	±10	μА
25	Input Current Low Level 2	I _{IL2}	As per Table 2	As per Table 2	±20	μΑ
26 to 47	Input Current High Level 1	l _{íH1}	As per Table 2	As per Table 2	± 1.25 or (1) ± 5.0	μΑ %
70 to 79	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	±50 or (1) ±10	mV %
80 to 89	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	±240 or (1) ±10	mV %
90 to 99	Output Leakage Current Third State (High Level Applied)	I _{OZH}	As per Table 2	As per Table 2	±10 or (1) ±10	µА %
100 to 109	Output Leakage Current Third State (Low Level Applied)	lozl	As per Table 2	As per Table 2	±10 or (1) ±10	µА %

NOTES

1. Whichever is greater, referred to the initial value.



TABLE 5(a) - CONDITIONS FOR HIGH TEMPERATURE REVERSE BIAS BURN-IN

Not applicable.

TABLE 5(b) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 - 5)	°C
2	Outputs - (Pins D/F 14-15-16-17-18-19-20-21-22-23) (Pins C 17-18-19-20-21-23-24-25-26-27)	V _{OUT}	V _{CC}	V
3	Input - (Pin D/F 1) (Pin C 2)	V _{IN}	V _{GEN1}	Vac
4	Inputs - (Pins D/F 2-4-6-8-10) (Pins C 3-5-7-10-12)	V _{IN}	V _{GEN2}	Vac
5	Inputs - (Pins D/F 3-5-7-9-13) (Pins C 4-6-9-11-16)	V _{IN}	V _{GEN3}	Vac
6	Input - (Pin D/F 11) (Pin C 13)	V _{IN}	GND	V
7	Pulse Voltage	V _{GEN}	0.5 to 3.0	Vac
8	Pulse Frequency Square Wave	f1 f2 f3	100k 50k 12.5k 50% Duty Cycle t _r = t _f ≤ 10 ns	Hz
9	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	V _{CC}	5.5 (+0-0.5)	V
10	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	GND	0	V

NOTES


1. Input Protection Resistor = Output Load = $470\Omega \pm 5\%$.



FIGURE 5(a) - ELECTRICAL CIRCUIT FOR HIGH TEMPERATURE REVERSE BIAS BURN-IN

Not applicable.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS





4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ± 3 °C.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3 \text{ °C}$.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(b) of this specification.

4.8.5 Electrical Circuit for Operating Life Tests

A circuit for use in performing the operating life test is shown in Figure 5(b) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

Not applicable.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING - d.c. PARAMETERS

No	CHARACTERISTICS	SYMBOL	TEST METHOD		TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP	CHANGE LIMITS	LIM	IITS	UNIT
140.		O (MDOL	MIL-STD 883	FIG.	C = CCP) (NOTE 1)	(Δ)	MIN	MAX	
1	Functional Test 1	-	-	-	Verify Fuse Integrity $V_{IL} = 0V, V_{IH} = 4.5V,$ $V_{IHH} = 10.75V$ $V_{CC} = 4.5V, GND = 0V$	-	-	-	-
2	Functional Test 2	-	-		Verify Fuse Integrity V _{IL} = 0V, V _{IH} = 5.5V, V _{IHH} = 10.75V V _{CC} = 5.5V, GND = 0V	-	-	-	-
3	Supply Current	Icc	3005	4(a)	V_{IN} (All Inputs) = 0V All Outputs Open V_{CC} = 5.5V, GND = 0V Variants 01 to 04 (Pin D/F 24) (Pin C 28)	±20	-	200	mA
	Input Current Low Level 1	l _{iL1}	3009	4(b)	$V_{IN} \text{ (Under Test)} = 0.4V$ $V_{IN} \text{ (Remaining Inputs)}$ $= 5.5V$ $V_{CC} = 5.5V, \text{ GND} = 0V$ (Pins D/F 2-3-4-5-6-7-8-9- 10-11-13) (Pins C 3-4-5-6-7-9-10-11- 12-13-16)	± 10	-	- 100	μΑ
	Input Current Low Level 2	I _{IL2}	3009	4(b)	$V_{IN} \text{ (Under Test)} = 0.4V$ $V_{IN} \text{ (Remaining Inputs)}$ $= 5.5V$ $V_{CC} = 5.5V, \text{ GND} = 0V$ (Pin D/F 1) (Pin C 2)	±20	-	- 200	μΑ
	Input Current High Level 1	l _{IH1}	3010	4(c)	V_{IN} (Under Test) = 2.7V V_{IN} (Remaining Inputs) = 0V V_{CC} = 5.5V, GND = 0V (Pins D/F 1-2-3-4-5-6-7-8-9- 10-11-13) (Pins C 2-3-4-5-6-7-9-10- 11-12-13-16)	±2.5	-	25	μA



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING - d.c. PARAMETERS (CONT'D)

No	CHARACTERISTICS	SYMBOL	TEST METHOD		TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP	CHANGE LIMITS	LIM	IITS	UNIT
		o mbol	MIL-STD 883	FIG.	C = CCP) (NOTE 1)	(Δ)	MIN	MAX	UNIT
	Input Current High Level 2	I _{IH2}	3010	4(c)	$V_{IN} \text{ (Under Test)} = 5.5V \\ V_{IN} \text{ (Remaining Inputs)} = 0V \\ V_{CC} = 5.5V, \text{ GND} = 0V \\ \text{(Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13)} \\ \text{(Pins C 2-3-4-5-6-7-9-10-11-12-13-16)}$	-	-	1.0	mA
	Output Voltage Low Level	V _{OL}	3007	4(d)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $I_{OL} = 12mA$ $V_{CC} = 4.5V, GND = 0V$ Note 2 (Pins D/F 14-15-16-17-18-19-20-21-22-23) (Pins C 17-18-19-20-21-23-24-25-26-27)	± 0.05	-	0.5	V
	Output Voltage High Level	V _{OH}	3006	4(e)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $I_{OH} = 2.0mA$ $V_{CC} = 4.5V, GND = 0V$ Note 2 (Pins D/F 14-15-16-17-18- 19-20-21-22-23) (Pins C 17-18-19-20-21-23- 24-25-26-27)	±0.24	2.4	-	V
to	Output Leakage Current Third State (High Level Applied)	lozн	3006	4(f)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $V_{OUT} = 2.7V$ $V_{CC} = 5.5V, GND = 0V$ Notes 2 and 3 (Pins D/F 14-15-16-17-18- 19-20-21-22-23) (Pins C 17-18-19-20-21-23- 24-25-26-27)	<u>+</u> 10	-	100	μΑ
to 79	Output Leakage Current Third State (Low Level Applied)	Iozi.	3006	4(g)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $V_{OUT} = 0.4V$ $V_{CC} = 5.5V, \text{ GND} = 0V$ Notes 2 and 3 (Pins D/F 14-15-16-17-18- 19-20-21-22-23) (Pins C 17-18-19-20-21-23- 24-25-26-27)	± 10	-	- 100	μΑ



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING - d.c. PARAMETERS (CONT'D)

No	CHARACTERISTICS	SVMBOL	TEST METHOD		TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP	CHANGE LIMITS	LIM	ITS	UNIT
110.		OTMBOL	MIL-STD 883	FIG.	C = CCP) (NOTE 1)	(Δ)	MIN	МАХ	
80 to 99	Input Clamp Voltage	V _{IC}	-	4(h)	$I_{IN} \text{ (Under Test)} = -18\text{mA}$ Remaining Inputs Open $V_{CC} = 4.5\text{V}, \text{ GND} = 0\text{V}$ (Pins D/F 1-2-3-4-5-6-7-8-9- 10-11-13-14-15-16-17-20- 21-22-23) (Pins C 2-3-4-5-6-7-9-10- 11-12-13-16-17-18-19-20- 24-25-26-27)	-	-	- 1.5	V
	Short Circuit Output Current	I _{OS}	3011	4(i)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $V_{OUT} (Under Test) = 0.5V$ Remaining Outputs Open $V_{CC} = 5.5V, GND = 0V$ Variants 01 to 04 Notes 2 and 4 (Pins D/F 14-15-16-17-18- 19-20-21-22-23) (Pins C 17-18-19-20-21-23- 24-25-26-27)	-	- 30	- 90	mA

NOTES

- 1. To be performed on programmed devices only.
- 2. The appropriate Truth Table for the programmed device shall be used.
- 3. The measurement includes the input currents IIL and IIH.
- 4. No more than one output should be shorted at a time and the duration shall not exceed 1 second.
- 5. Measurements shall be performed on 100% basis go-no-go. The test pins given relate only to the Manufacturer's Qualification programme and shall be amended accordingly for other programmes.
- 6. Measurements shall be performed on a sample basis, LTPD7 or lower (see Annexe I of ESA/SCC 9000).
- 7. A pulse, having the following conditions, shall be applied to the clock input: $V_P = 0V$ to V_{DD} Vdc. Maximum clock frequency $f_{(CL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING - a.c. PARAMETERS

No.	CHARACTERISTICS	SYMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP	LIM	IITS	UNIT
NO.		STWDOL	MIL-STD 883	FIG.	C = CCP) (NOTE 1)	MIN	МАХ	
to	Propagation Delay Low to High 1 (I3 to I/O/Q10) (I/O/Q1 to I/O/Q8)	tplh1	3004	4(j)	$V_{IN} \text{ (Under Test)} = \text{Pulse}$ Generator $V_{IN} \text{ (Remaining Inputs)}$ $= \text{Note 2}$ $V_{CC} = 4.5 \text{V}, \text{ GND} = 0 \text{V}$ Note 5 Variants 01 to 04 $\frac{\text{Pins D/F}}{3 \text{ to } 23} \qquad \frac{\text{Pins C}}{4 \text{ to } 27}$ 14 to 21 17 to 25	-	20	ns
to	Propagation Delay High to Low 1 (I3 to I/O/Q10) (I/O/Q1 to I/O/Q8)	t₽HL1	3004	4(j)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (Remaining Inputs)}$ = Note 2 $V_{CC} = 4.5V, \text{ GND} = 0V$ Note 5 Variants 01 to 04 $\frac{\text{Pins D/F}}{3 \text{ to } 23} \qquad \frac{\text{Pins C}}{4 \text{ to } 27}$ 14 to 21 17 to 25	-	20	ns
114	Propagation Delay Low to High 2 (I2 to I/O/Q6)	¢ρ∟н2	3004	4(j)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (Remaining Inputs)}$ = Note 2 $V_{CC} = 4.5V, \text{ GND} = 0V$ Note 5 Variants 01 to 04 $\frac{\text{Pins D/F}}{2 \text{ to } 19} \qquad \frac{\text{Pins C}}{3 \text{ to } 23}$	-	25	ns
115	Propagation Delay High to Low 2 (I2 to I/O/Q5)	tphl2	3004	4(j)	$V_{IN} \text{ (Under Test)} = \text{Pulse}$ Generator $V_{IN} \text{ (Remaining Inputs)}$ $= \text{Note 2}$ $V_{CC} = 4.5\text{V}, \text{ GND} = 0\text{V}$ Note 5 Variants 01 to 04 $\frac{\text{Pins D/F}}{2 \text{ to } 18} = \frac{\text{Pins C}}{3 \text{ to } 21}$	-	25	ns

NOTES: See Page 45.

- -.. .



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING - a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD		TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP	LIM	ITS	UNIT
140.	ONANA TENIG NOU	UTMBOL	MIL-STD 883	FIG.	C = CCP) (NOTE 1)	MIN	MAX	UNIT
116	Propagation Delay Low to High 3 (CLK to I/O/Q6)	tргнз	3004	4(j)	$V_{IN} \text{ (Under Test)} = \text{Pulse}$ Generator $V_{IN} \text{ (Remaining Inputs)}$ $= \text{Note 2}$ $V_{CC} = 4.5\text{V}, \text{ GND} = 0\text{V}$ Note 5. Variants 01 to 04 $\frac{\text{Pins D/F}}{1 \text{ to } 19} = 2 \text{ to } 23$	-	15	ns
117	Propagation Delay High to Low 3 (CLK to I/O/Q6)	t _{PHL3}	3004	4(j)	$V_{IN} \text{ (Under Test)} = \text{Pulse}$ Generator $V_{IN} \text{ (Remaining Inputs)}$ $= \text{Note 2}$ $V_{CC} = 4.5V, \text{ GND} = 0V$ Note 5 Variants 01 to 04 $\underline{\text{Pins D/F}} \qquad \underline{\text{Pins C}}$ 1 to 19 2 to 23		15	ns
to	Output Enable Time High Impedance to Low Output (I12 to I/O/Q6) (I12 to I/O/Q10)	t _{PZL}	3004	4(j)	$V_{IN} \text{ (Under Test)} = \text{Pulse}$ Generator $V_{IN} \text{ (Remaining Inputs)}$ $= \text{Note 2}$ $V_{CC} = 4.5\text{V}, \text{ GND} = 0\text{V}$ Note 5 Variants 01 to 04 $\frac{\text{Pins D/F}}{13 \text{ to } 19} \qquad 16 \text{ to } 23$ 13 to 23 16 to 27	-	20	ns
to	Output Enable Time High Impedance to High Output (I12 to I/O/Q6) (I12 to I/O/Q10)	tрzн	3004	4(j)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (Remaining Inputs)}$ = Note 2 $V_{CC} = 4.5V, \text{ GND} = 0V$ Note 5 Variants 01 to 04 $\frac{\text{Pins D/F}}{13 \text{ to } 19} \frac{\text{Pins C}}{16 \text{ to } 23}$ 13 to 23 16 to 27	-	20	ns

^{. ...}



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING - a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD		TEST CONDITIONS (PINS UNDER TEST D/F = DIP and FP	LIM	ITS	UNIT
140.		OTMDOL	MIL-STD 883	FIG.	C = CCP) (NOTE 1)	MIN	MAX	UNIT
to	Output Disable Time Low Output to High Impedance (I12 to I/O/Q6) (I12 to I/O/Q10)	tp _L z	3004	4(j)	$V_{IN} \text{ (Under Test)} = \text{Pulse}$ Generator $V_{IN} \text{ (Remaining Inputs)}$ $= \text{Note 2}$ $V_{CC} = 4.5\text{V}, \text{ GND} = 0\text{V}$ Note 5 Variants 01 to 04 $\frac{\text{Pins D/F}}{13 \text{ to } 19} \frac{\text{Pins C}}{16 \text{ to } 23}$ 13 to 23 16 to 27		20	ns
to	Output Disable Time High Output to High Impedance (I12 to I/O/Q6) (I12 to I/O/Q10)	tphz	3004	4(j)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (Remaining Inputs)}$ = Note 2 $V_{CC} = 4.5V, \text{ GND} = 0V$ Note 5 Variants 01 to 04 $\frac{\text{Pins D/F}}{13 \text{ to } 19} \qquad 16 \text{ to } 23$ 13 to 23 16 to 27	-	20	ns
126	Maximum Clock Frequency	f(CL)	-	4(j)	Clock = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 V_{CC} = 4.5V, GND = 0V Notes 6 and 7 Variants 01 to 04 (Pin D/F 1) (Pin C 2)	33.3	-	MHz



APPENDIX 'A'

Page 1 of 5

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

QUALIFICATION PROGRAMMING PATTERN

Variants 01 to 04

Family Code = 9928

Checksum = 785F

QP24 QF5828

G1

L000	00							_							_											_		_																مرد سمبر مرد م				
Prod.																									Inp	out	Lir	nes	;														ببصناحة					
Lines	01	2	3 4	1 5	5 6	3 3	7.	8	9	10) 1	1	12	13	1	4 [.]	15	16	17	18	3 1	9	20	21	22	23	32	24 2	25	26	27	28	29	30	31	32	33	34	3	53	63	37	38	39	40	41	42	43
0	1 1	1	1 -	1 () -	1	1	1	1	1		1	1	1	1		1	1	1	1		1	1	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1		1	1	1	1	1	1	1
1	11	1	1	1 -	۱ ·	1	1	1	1	1		1	1	1	1		1	1	1	1		1	1	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1		1	1	1	1	1	1	0
2	11	1	1	1 -	1 -	1	1	0	1	1		1	1	0	1		1	1	0	1		1	1	0	1	1		1	0	1	1	1	0	1	1	1	0	1	1	1	(0	1	1	1	1	1	1
3	11	1	1	1	1	1	1	1	0	1		1	0	1	1		1	1	0	1		1	1	0	1	1		1	0	1	1	1	0	1	1	1	0	1	1	1	(0	1	1	1	1	1	1
4	11	1	1	1	1	1	1	1	0	1		1	1	0	1		1	0	1	1		1	1	0	1	1		1	0	1	1	1	0	1	1	1	0	1	1	1	. (0	1	1	1	1	1	1
5	11	1	1	1	1	1	1	1	0	1		1	1	0	1		1	1	0	1		1	0	1	1	1		1	0	1	1	1	0	1	1	1	0	1	1	1	- 1	0	1	1	1	1	1	1
6	11	1	1	1	1	1	1	1	0	1		1	1	0	1		1	1	0	1		1	1	0	1	1	. (0	1	1	1	1	0	1	1	1	0	1	1	1		0	1	1	1	1	1	1
7	11	1	1	1	1	1	1	1	0	1		1	1	0	1		1	1	0	1		1	1	0	1	1	, 1	1	0	1	1	0	1	1	1	1	0	1	1	1		0	1	1	1	1	1	1
8	11	1	1	1	1	1	1	1	0	1		1	1	0	1	l	1	1	0	1		1	1	0	1	1	1	1	0	1	1	1	0	1	1	0	1	1	1	1		0	1	1	1	1	1	1
9	11	-	1	1	1	1	1	1	0	1		1	1	0	1		1	1	0	1		1	1	0	1	1		1	0	1	1	1	0	1	1	1	0	1	1	0)	1	1	1	1	1	1	1
L04	· · · · · · · · · · · · · · · · · · ·																								_			_					_															
10	11									1		1	1		1		1	1					1		1																				1			
11	11									1		1	1	0		I	1	1	0	1		1	1	0	1	1		1	0	1	0	1	0	1	1	1	0	1	1	1		0	1	1	1	1	1	
12	11									1		1	0	1			1	1	0	1		1	1	0	1	1	1	1	0	1	0	1	0	1	1	1	0	1	1	1		0	1	1	1	1	1	1
13	11											1	1	0	-		1	0	1	1		1	1	0	1	1	I	1	0	1	1	1	0	1	0	1	0	1	1	1		0	1	1	1	1	1	1
14	11											1	1	0			1	1	0	1		1	0	1	1	1		1	0	1	1	1	0	1	0	1	0	1	1			0	1	1	1	1	1	1
15	11											1	1	0	-		1	1	0	1		1	1	0	1	1		0	1	1	1	1	0	1	1	1	0	1	0			0	1	1	1	1	1	1
16	11											1	1	0			1	1	0			1	1	0	1			1	0	1	1	0	1	1	1	1	0	1	L A			0	1	1	1	1	1	1
17	11													0			1	1	0				1	0	1			1	-	1	1	1	0	1	1	0	1	1	1	1		0	1	0	1	1	1	1
18	11																																			1								-	1		1	
19 L08	$\frac{1}{20}$		1	1	1	1	1	0	1	1		1	0	1			1	0		1		1	0	1				0			-	U	1	1	1			1	1	(1	1		1	1	-	1
20	00 (1 1		1	1	1	1	1	1	0	1		1	1	^			1	1	0		_	1	1	0				1	0	0	1	1	n	0	1	1	n	0				0	0	1	1	1	1	1
20										1		ו 1	1 1	1		1	1	1	1	1		ו 1	1	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	, 1		1	1	1	1	י 1		0
21	11 11									1		1	1	0		1	1	1	0	1		י 1	י 1	0	1		-	י 1		1	1	י 1	0	י 1		י 1	0	1	1	, -		0	1	1	1	1	·	1
22	1 1											1	0	1		1	1	1	0			, 1	1	0	1	1			_	1	1	1	0	1		1	0		1	†		0	1	1	1	1		1
23 24	1 1 1 1											1	1	0			1	0	1	1		' 1	1	0	1			÷.	_	1	1	1	0	1		1	0		1		-	0	1	1	1	1		1
24 25										1		1	1	0			1	1	0			' 1	0	1	1			1	0	1	1	1	0	1	1	1	0		1			0	1	1	1	1		1
26	1 1											י 1	1	0			1	1	0			' 1	1	0	-		-	_	1	1	· 1	1	0	1	1	1	0		1	-		0	1	1	1	1	1	
20	1 1											1	1	0			1	1	0			•	1	0				-		1	1	, 0	-	1	1	1	0		1	-		0	1	1	1	1	1	
27	1 1												1	-				1						-									0						1			-		1	1	1	-	1
20 29	1 1 1 1													_																												-						1
29		-		1	(1	1				1		0		1		-					1	<u> </u>	1) Maria	-	v				0	_	1				-		<u>.</u>	-	<u> </u>			-	<u> </u>	

L1320 (2)



APPENDIX 'A'

Page 2 of 5

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

QUALIFICATION PROGRAMMING PATTERN (CONT'D)

Prod.																							Inp	but	Line	es																		
Lines	01	2	3 4	1 5	6	7	8	9	10) 1	1	12	13	14	15	16	5 13	71	8	19	20	21	22	23	3 24	2	52	6 27	72	B 29	9 30) 31	32	2 33	34	35	36	37	38	39	40) 41	14	2 43
30	11	1	1	1	1	1	1	0	1	1		1	1	1	1	1	1	1		1	1	1	1	1	1	1	C	1	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1
31	11	1	1 -	1	1	1	1	0	1	1		1	1	1	1	1	1	1		1	1	1	1	1	1	1	1	0	1	1	0	1	1	1	1	0	1	1	1	0	1	1	1	1
32	11	1	1 -	1	1	1	1	1	1	1	I	1	0	1	1	1	1	1		1	1	1	1	1	1	1	1	0	1	1	1	0	1	1	0	1	1	1	1	0	1	1	1	1
33	11	1	1 .	1	1	1	1	1	1	1	I	1	0	1	1	1	1	1		1	1	1	1	1	1	1	1	0	1	1	1	0	1	1	1	0	1	1	0	1	1	1	1	1
34	11	1	1 -	1	1	1	1	1	1	1	l	1	1	1	1	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
35	11	1	1 -	1	1	1	0	1	1	1	I	1	0	1	1	1	0	1		1	1	0	1	1	1	0) 1	0	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1
36	11	1	1 .	1	1	1	1	0	1	1	l	0	1	1	1	1	0	1		1	1	0	1	1	1	0) 1	0	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1
37	11	1	1 .	1	1	1	1	0	1	1	l	1	0	1	1	0	1	٦		1	1	0	1	1	1	0) 1	1	1	0	1	0	1	0	1	1	1	0	1	1	1	. 1	1	1
38	11	1	1 .	1	1	1	1	0	1	1	1	1	0	1	1	1	0	1		1	0	1	1	1	1	0) 1	1	1	0	1	0	1	0	1	1	1	0	1	1	1	1	1	1
39	11		1	1	1	1	1	0	1	1		1	0	1	1	1	0	1		1	1	0	1	1	0	1	1	1	1	0	1	1	1	0	1	0	1	0	1	1	1	1	1	1
L17	60 (2)					_								<u> </u>														_															
40	11	1	1 .	1	1	1	1	0	1	1	l	1	0	1	1	1	0	1		1	1	0	1	1	1	0) 1	1	C	1	1	1	1	0	1	0	1	0	1	1	1	1	1	1
41	11	1	1	1	1	1	1	0	1	1	I	1	0	1	1	1	0	1		1	1	0	1	1	1	0) 1	1	1	0	1	1	0	1	1	1	1	0	1	0	1	1	1	1
42	11	1	1 '	1	1	1	1	0	1	1	l	1	0	1	1	1	0	1		1	1	0	1	1	1	0) 1	1	1	0	1	1	1	0	1	1	0	1	1	0	1	1	1	1
43	11	1	1 -	1	1	1	1	0	1	1	ŀ	1	1	1	1	1	1	1		1	1	1	1	1	1	1	C	1	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1
44	11	1	1 .	1	1	1	1	0	1	1		1	1	1	1	1	1	1		1	1	1	1	1	1	1	1	0	1	1	0	1	1	1	1	0	1	1	1	0	1	1	1	1
45	11	1	1 .	1	1	1	1	1	1	1	I	1	0	1	1	1	1	1		1	1	1	1	1	1	1	1	0	1	1	1	0	1	1	0	1	1	1	1	0	1	1	1	1
46	11	1	1 '	1	1	1	1	1	1	1	i	1	0	1	1	1	1	1		1	1	1	1	1	1	1	1	0	1	1	1	0	1	1	1	0	1	1	0	1	1	1	1	1
47	11	1	1 '	1	1	1	0	1	1	1	I	0	1	1	1	0	1	1		1	0	1	1	1	0	1	1	0	C) 1	1	0	0	1	1	0	0	1	1	0	1	1	1	1
48	11	1	1 -	1	1	1	1	0	1		-	1	-	1																				0			1	0	0	1	1	1	1	1
49	11		1 -	1	1	1	1	1	1	1		1	1	1	1	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0) 1
L22								_					_														-			-			_			_								
50	11		-							1	l	1	0	1	1	1	0	()	1	1	0	1	1	1	C) 1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1
51	11									1		0	1	1	1	1	0	1		1	1	0	1	1	1	0) 1	1	1	0		1	1	0	1	1	1	0	1	1	1	1	1	1
52	11									1		1	0	1	1	0	1	1		1	1	0	1	1	1	0) 1	1	1	0	•	1	1	0	1	1	1	0	1	1	1	1	1	1
53	11							-		1	l	1	0	1	1	1	0			1	0	1	1	1	1	0) 1	1	1	0		1	1	0	1	1	1	0	1	1	1	1	1	
54	11											1	0	1	1	1	0			1	1	0	1	1					1			1	1	0	1	1	1	0	1	1	1			1
55	11											1	0	1	1	1	0			1	1	0	1	1								1	1	0	1	1	1	0	1	1	1	1		1
56	11							-				1	0	1	0	1	0			1	1	0	1	1		-		-		-		-	0	1	1	1	1	0	1	1	1	1		1
57 50	11											1	0	1	_						1	0	1	1						-			1	0	1	1	0	1	1	1	1	1		1
58 50	11																				1						1		1		1			1	1	1	1	1	1	1	1			1
59 	$\frac{11}{40}$	-	-	1	0	1	1	1	1	()	1	1	1	0	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

L2640 (2)



APPENDIX 'A'

Page 3 of 5

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

QUALIFICATION PROGRAMMING PATTERN (CONT'D)

Prod.																							Inp	ut l	ine	s																		
Lines	01	2	3	4	56	5 7	8	9	10) 11	12	2 13	31	4	15	16	17	18	19	9 2	0 2	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43
60	1 1	1	0	1	1 1	С) 1	1	0	1	1	1	-	1	0	1	1	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
61	1 1	1	0	1	1 1	C) 1	1	1	0	1	1	()	1	1	1	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
62	1 1	1	1	1	1 1	1	0	1	1	1	1	0		1	1	0	1	1	1	1	ł	0	1	1	0	1	1	1	1	0	1	1	0	1	1	1	1	0	1	1	1	1	1	1
63	11	1	1	1	1 1	1	1	0	1	1	0	1	-	1	1	1	0	1	1	C)	1	1	1	1	0	1	1	0	1	1	1	1	0	1	1	0	1	1	1	1	1	1	1
64	11	1	0	1	1 1	C	0 () 1	1	0	0	1	-	i	0	0	1	1	1	C)	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1	1
65	1 1	0	1	1	1 () 1	1	0	0	1	1	0) ()	1	1	0	1	1	1		0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1
66	11	1	1	1	1 1	1	1	1	1	1	1	1	-	1	1	1	1	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
67	1 1	1	1	1	1 1	1	C) 1	1	1	1	0) -	i	1	1	0	1	1	1	I	0	0	1	1	0	1	0	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1.	1
68	1 1	1	1	1	1 1	1	1	0	1	1	0	1	-	1	1	1	0	1	1	1		0	1	1	1	0	1	0	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1
69			-	1	1 1	1	1	0	1	1	1	C)	1	1	0	1	1	1	1		0	1	1	1	0	1	1	1	0	1	0	1	0	1	1	1	0	1	1	1	1	1	_1
L30				_				_	_												_	·																						
70	1 1							-				-																				0	1						1	1	1		1	
71	1 1											-			1	1	0	1	1	1				1		1		1	1	0	1	1	1	0	1	0	1	0	1	1	1	1	1	
72	1 1										1				1	1	0	1	1	ן		0	1	1	1	0	1	1	0	1	1	1	1	0	1	0	1	0	1	1	1	1		1
73										1		-			1	1	0	1	-	1	-	0	1	1	1	0	1	1	1	0	1	+	0	1	1	1	1	0	1	0	1		1	
74								-			1				1	1	0	1	1	-		0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	0	1	•	0	1	Ē	1	
75											1				1	1	1	1	1		-	1	•	1		1	_	-	1	1	1	0	1	1	1	0	1	1	1	0	1		1	
76 77	1 1														1		1	1					1							1				1	1 0	0	1	1	1	0	1		1	
78	1 1										1			•	·	1	1	-					-											-	-		-	1	-	1	-			
78																																		1							1		1 1	
L35	11				1									 1		0	1					<u> </u>			0					0			0				1			-	-	-		
80	T	<u>}.</u>		1	1 1	1	1	0	1	1	0	1		1	1	1	0	1	1	()	1	1	1	1	0	1	1	0	1	1	1	1	0	1	1	0	1	1	1	1	1	1	1
81	1									1					1	0	1	1	1	_		1	1	1		1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	1	1	1	1
82	1 1											_		1	1	1	0	1	1	1	I	0	1	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	1	1	1
83	1 1										1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
84										1	1	C) ·	1	1	1	0	1	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1
85	1 1	1	0	1	1 1	11	1	0	1	1	0	1		1	1	1	0	1	1	1	١	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1
86	1 1	1	1	1	1 1) 1	0	1	1	1	C)	1	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1
87	1 1	1	1	1	1 1) 1	0	1	1	1	C) .	1	1	1	0	1	1	()	1	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1
88	1 1	1	1	1	1 1	11	1	0	1	0	1	C)	1	1	1	0	1	1	1	1	0	1	1	0	1	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1
89	1 1	1	1	1	1 1	1	1	0	1	0	1	C)	1	1	1	0	1	1	1	1	0	1	1	1	0	1	1	0	1	1	1	1	0	1	1	1	0	1	1	1	1	1	1
139	0.20	(0	1			-						-																		_								_						_

L3960 (2)



ESA/SCC Detail Specification

No. 9304/005

APPENDIX 'A'

Page 4 of 5

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

QUALIFICATION PROGRAMMING PATTERN (CONT'D)

Prod.																					l	npı	ut L	ine	S																		
Lines	01	2	34	1 5	i 6	7	8	9	10	11	12	13	14	15	i 16	17	18	19	ə 20) 2	12	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43
90	11	1	1 .	1 1	1	1	1	0	1	1	1	0	1	0	1	0	1	1	1	()	1	1	1	0	1	1	1	0	1	1	0	1	1	1	1	0	1	1	1	1	1	7
91	11	1	1	11	1	1	1	0	1	1	1	0	1	0	1	0	1	1	1	()	1	1	1	0	1	1	1	0	1	1	1	0	1	1	0	1	1	1	1	1	1	1
92	10	0	1	1 1	1	0	1	0	1	0	1	1	1	0	1	1	1	1	1	-	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
93	10	1	0	1 1	0	1	1	0	1	0	1	1	1	0	1	1	1	1	1	-	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
94	10	1	0	1 1	1	0	1	1	0	1	1	0	1	0	1	1	1	1	1	-	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
95	10	1	0	1 1	1	0	1	1	1	0	1	0	0	- 1	1	1	1	1	1	-	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
96	11	1	0	1 1	1	0	0	1	1	0	0	1	1	0	0	1	1	1	0		1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1	1
97	11	0	1	1 1	0	1	1	0	0	1	1	0	0	1	1	0	1	1	1	(D	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1
98	11	1	1	11	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
99	1 1		1	1 1	1	1	0	1	1	1	1	0	1	1	1	0	1	1	1	(0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1
L44							_											_		_													_										
100	11									1	0		1	1	1	0	1	1	1			1	1	1			1	1	0	1	1	1		1	1	1		1	1	1		1	
101	11	1	1	1 1	1	1	1	0	1	1	1	0	1	1	0	1	1	1	1	(0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	
102	11							-		1	1	0	1	1	1	0	1	1	0		1	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	
103	11							-			1	Ũ		1	1	0	1	• 1	1			1	1	0	1	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	
104	11									1	1	-	1	1	1	0	1	1	1		-	1	1	1	0	1	1	0	1	1	1	1	0	1	1	1	0	1	1	1	1	1	
105	11										1			1		0		1				1	1	1	-	1	1	1	0	1	1	0	1	1	1	1	0	1	1	1	1	1	
106	11										1			1	•	-		1	-		-		1	1	-		1	1		1	1	1	0	1	1	0	1	1	1	1	1	1	
107	10													-		1	1	-			•	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
108	10													-				1			-	-	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		1	
109 L48	10	-		1		0	1	1	0	1	1	0	1	0	1	1	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
-	-			1 -			1			0				-1			-1				1	1	1	1	1	-1	1	1	1	1	1	1	1	1	1	1	1	-1	1	1	1	1	
110	10													1	1	1	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	י ז	1	1	1	1		1
111										1	1	1	1	1	1	0	1	1	1	,	י ח	י 1	1 1	1	0	1	1	1	0	1	י 1	י ז	י 0	1	1	1	0	1	1	1	1	1	
112	11											-	1	1	1	0	1	1	1		0	1	1	1	0	1	1	1	0	1	1	1	0	1	י 1	1	0	1	1	1	1	1	
114												0		1	-		1	1				-	1	1		1	1	1	0	1	1	י 1	0	1	1	1	0	1	1	, 1	1	1	
114											י 1	0	-	1	-	0							1	1		1	1	1	0	1	1	1	0	1	1	1	0	1	1	י 1	1	1	
115	1 1									0	•	0		1	1	0	1	1				1	1	0	1	1	1	1	0	1	1	י 1	0	1	1	1	0	י 1	' 1	1	1		1
117										-		0	-	1	1	-					_	1	1	1	0	1	1	0	1	1	1	1	0	1	1	1	0	1	1	1	1	1	
118															1	-			-		-		-						0	-	-	0	1	,	1	1	0		1	1	1	1	
119	1 1																																	•	•	-	-	1	-	י 1			
1.52	- in the second s	-	-			1		0	_			0				0					<u> </u>							<u> </u>		_	•	_				<u> </u>			· · ·				

L5280 (2)

ţ



APPENDIX 'A'

Page 5 of 5

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

QUALIFICATION PROGRAMMING PATTERN (CONT'D)

Prod.					_																			Ir	npu	it L	ine	s																		
Lines	01	2	3	4	5	6	7	8	9	1(0 .	11	12	13	14	1	5	16	17	18	19	20) 2	12	22 2	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	4() 41	42	2 43
120	1 1	1	1	1	1	1	1	0	1	1		1	0	1	1	1		0	1	1	1	0	1		1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1	1
121	1 1	0	1	1	1	0	1	1	0	0)	1	1	0	0	1		1	0	1	1	1	0		1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1
122	1 1	1	1	1	1	1	1	1	1	1		1	1	1	1	1		1	1	1	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
123	11	1	1	1	1	1	1	0	1	1		1	1	0	1	1		1	0	1	1	1	0	, .	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1
124	1 1	1	1	1	1	1	1	1	0	1		1	0	1	1	1		1	0	1	1	1	0		1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1
125	11	1	1	1	1	1	1	1	0	1		1	1	0	1	1		0	1	1	1	1	0		1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1
126	11	1	1	1	1	1	1	1	0	1		1	1	0	1	1		1	0	1	1	0	1		1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1
127	11	1	1	1	1	1	1	1	0	1		1	1	0	1	1		1	0	1	1	1	0	, .	1	1	0	1	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1
128	1 1	1	1	1	1	1	1	1	0	1		1	1	0	1	1		1	0	1	1	1	0	, .	1	1	1	0	1	1	0	1	1	1	1	0	1	1	1	0	1	1	1	1	1	1
129	11	1	1	1	1	1	1	1	0	1		1	1	0	1	1		1	0	1	1	1	0	, -	1	1	1	0	1	1	1	0	1	1	0	1	1	1	1	0	1	1	1	1	1	1

Prod.																								In	put	Lir	ies																			
Lines	0	1	2	3	4	5 (3 T	7 8	8 9) 1	10	11	1	2 1	3	14	15	16	17	18	19	20	2	1 2	2 2	3 2	4 2	25 2	26 2	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43
130	1	1	1	1	1	1	1	1	1 ()	1	1	1	()	1	1	1	0	1	1	1	0	1	1	1	1	0	1	1	1	0	1	1	1	0	1	1	0	1	1	1	1	1	1	1
131	1	1	1	1	1	1	1	1	1 1		1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1

		<u> </u>	-												
Prod.	Input Lines														
Lines	0	1	2	3	4	5	6	7	8	9					
132	0	1	0	1	0	1	0	1	0	0					
133	1	0	1	1	1	1	1	1	1	1					
C78	5	-													

NOTES

1. 1 =Retained fuse, 0 =Blown fuse.

2. Intermediate sum.