

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, ADVANCED CMOS OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE, BASED ON TYPE 54AC377 ESCC Detail Specification No. 9203/076

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 39

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

ADVANCED CMOS OCTAL D-TYPE FLIP-FLOPS

WITH CLOCK ENABLE,

BASED ON TYPE 54AC377

ESA/SCC Detail Specification No. 9203/076

space components coordination group

	Date	Approved by		
Issue/Rev.		SCCG Chairman	ESA Director General or his Deputy	
Issue 1	September 1993	Tomments	I. leito	



DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.

	See	ESA/SCC Detail Specification No. 9203/076		PAGE ISSUE	3 1
		TABLE OF CONTENTS			
1.	GENERAL				Page 5
	Coope				
1.1 1.2	Scope Component Type Variants				5
1.2					5
1.3	Maximum Ratings				5
1.4	Parameter Derating Information				5
	Physical Dimensions				5
1.6	Pin Assignment				5
1.7	Truth Table				5
1.8	Circuit Schematic				5
1.9	Functional Diagram				5
1.10	Handling Precautions				5
1.11	Input and Output Protection N	Vetworks			5
2.	APPLICABLE DOCUMENTS	8			13
3.	TERMS, DEFINITIONS, AB	BREVIATIONS, SYMBOLS AND L	<u>INITS</u>		13
4.	REQUIREMENTS				13
4.1	General				13
4.2	Deviations from Generic Spe	cification			13
4.2.1	Deviations from Special In-pr	ocess Controls			13
4.2.2	Deviations from Final Produc				13
4.2.3	Deviations from Burn-in Test	6			13
4.2.4	Deviations from Qualification				13
4.2.5	Deviations from Lot Acceptar				14
4.3	Mechanical Requirements				14
4.3.1	Dimension Check				14
4.3.2	Weight				14
4.4	Materials and Finishes				14
4.4.1	Case				14
4.4.2	Lead Material and Finish				14
4.5	Marking				14
4.5.1	General				14
4.5.2	Lead Identification				14
4.5.3	The SCC Component Number	ar			14
4.5.4	Traceability Information	51			15
4.6	Electrical Measurements				15
4.6.1	Electrical Measurements at F	loom Tomporaturo			15
4.6.2	Electrical Measurements at H	•			15
4.6.3	Circuits for Electrical Measure				
4.0.3	Burn-in Tests	ements			15
4.7	Parameter Drift Values				15
	Conditions for H.T.R.B. and I	Jouror Durn in			15
4.7.2					15
4.7.3	Electrical Circuits for H.T.R.B. and Power Burn-in			15	
4.8	Environmental and Endurance				36
4.8.1		Completion of Environmental Tests			36
4.8.2		termediate Points during Endurance	e Tests		36
4.8.3		Completion of Endurance Tests			36
4.8.4	Conditions for Operating Life				36
4.8.5	Electrical Circuits for Operating Life Tests			36	
4.8.6 4.8.6	Conditions for High Tempera				36

See	ESA/SCC Detail Specification No. 9203/076	PAGE	
 4.9 Total Dose Irradiation T 4.9.1 Application 4.9.2 Bias Conditions 4.9.3 Electrical Measurement 	-		<u>Page</u> 36 36 36 36

TABLES

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature - d.c. Parameters	16
	Electrical Measurements at Room Temperature - a.c. Parameters	19
3(a)	Electrical Measurements at High Temperature	21
3(b)	Electrical Measurements at Low Temperature	24
4	Parameter Drift Values	31
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	32
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	32
5(c)	Conditions for Power Burn-in and Operating Life Tests	33
6	Electrical Measurements on Completion of Environmental Tests and	37
	at Intermediate Points and on Completion of Endurance Testing	
7	Electrical Measurements During and on Completion of Irradiation Testing	38

7 Electrical Measurements During and on Completion of Irradiation Testing

FIGURES

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	11
3(c)	Circuit Schematic	12
3(d)	Functional Diagram	12
3(e)	Input and Output Protection Networks	12
4	Circuits for Electrical Measurements	27
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	34
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	34
5(c)	Electrical Circuit for Power Burn-in and Operating Life Tests	35
6	Bias Conditions for Irradiation Testing	38
APPEN	DICES (Applicable to specific Manufacturers only)	

'A' AGREED DEVIATIONS FOR MOTOROLA (F)

39



5

1. GENERAL

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, advanced CMOS Octal D-Type Flip-Flop with Clock Enable, having fully buffered outputs, based on Type 54AC377. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 <u>PIN ASSIGNMENT</u>

As per Figure 3(a).

1.7 <u>TRUTH TABLE</u>

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 2 with a Minimum Critical Path Failure Voltage of 4000 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	D.I.L.	2(a)	G4
02	FLAT	2(b)	G4
03	CHIP CARRIER	2(c)	2
04	CHIP CARRIER	2(c)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	0.5 to +6.0	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} +0.5	V	Notes 1, 2
3	Output Voltage	V _{OUT}	-0.5 to V _{DD} +0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	PD	1056	mW	Note 4
5	Supply Current	I _{DDop}	192	mA	
6	Operating Temperature Range	Т _{ор}	55 to + 125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	- 65 to + 150	°C	
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C °C	Note 5 Note 6

NOTES

- 1. Device is functional for $3.0V \le V_{DD} \le 5.5V$.
- 2. Input current limited to $I_{IC} = \pm 20$ mA.
- 3. Output current limited to $I_{OUT} = \pm 50$ mA.
- 4. The maximum device dissipation is determined by I_{DDop} max. (mA) $\times 5.5 \text{V}.$
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.



FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - DUAL-IN-LINE PACKAGE, 20-PIN









FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - FLAT PACKAGE, 20-PIN





SYMBOL	MILLIMETRES		NOTES	
STIVIDUL	MIN	MAX	NOTES	
A	1.52	2.16		
b	0.36	0.56	8	
С	0.08	0.17	8	
D	-	13.08	4	
E	5.84	7.24		
E1	7.61 TYPICAL		4	
е	1.27 T	PICAL	5, 9	
L	5.84	9.14	8	
L1	18.93	25.39		
Q	-	1.02	2	
S	-	1.40	7	



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - SQUARE CHIP CARRIER PACKAGE, 20 TERMINAL





SYMBOL	MILLIM	NOTES	
OTMBOL	MIN	MAX	NOTES
A	8.69	9.09	
В	7.80	9.09	
С	0.25	0.51	11
D	0.89	1.14	12
E	1.14	1.40	8
F.	0.56	0.71	8
G	1.27 TYPICAL		5, 9
н	1.63	2.54	






FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(c) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25 mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 18 spaces for flat and dual-in-line packages.

16 spaces for chip carrier packages.

- 10. Lead centreline when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




FIGURE 3(b) - TRUTH TABLE (EACH FLIP-FLOP)

INPUTS		OUTPUT	
Ğ	CLOCK	DATA	Q
Н	Х	Х	Q0
L	£	Н	н
L	£	L	L
x	L	х	Q0

NOTES

- 1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.
- 2. f = Transition, Low to High.



FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

FIGURE 3(d) - FUNCTIONAL DIAGRAM






FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS

INPUT PROTECTION

OUTPUT PROTECTION







2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

- V_{IC} = Input Clamp Voltage.
- I_{IC} = Input Clamp Diode Current.
- V_{OLP} = Ground Bounce Outputs Low.

V_{OHV} = Ground Bounce Outputs High.

4. **REQUIREMENTS**

4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 Deviations from Special In-process Controls
 - (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during qualification and maintenance of qualification.
 - (b) Para. 5.2.2, Total Dose Irradiation Testing: If specified in a Purchase Order, shall be performed during procurement on a lot acceptance basis at the total dose irradiation level specified in the Purchase Order.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 Deviations from Burn-in Tests (Chart III)

None.

4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.



4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 3.2 grammes for the dual-in-line package, 0.9 grammes for the flat package and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' or Type '4' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 <u>General</u>

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows: <u>920307601BF</u>

Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	
Total Dose Irradiation Level (if applicable)	

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22±3 °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125(+0-5) °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22 \pm 3$ °C. The parameter drift values (Δ), applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.45V$, $V_{IH} = 2.5V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 3.0V$, $V_{SS} = 0V$ $t_r = t_f < 100ns$ f = 10kHz (min.) Note 1	-	-	-
2	Functional Test 2	unctional Test 2-3(b)Verify Truth Table with Load. $V_{IL} = 0.6V, V_{IH} = 3.7V$ $I_{OL} = 1.0mA, I_{OH} = -1.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 50ns,$ $f = 10kHz (min.)$ Note 1						
3	Functional Test 3	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 1.0V, V_{IH} = 4.5V$ $I_{OL} = 1.0mA, I_{OH} = -1.0mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ $t_r = t_f < 50ns,$ f = 10kHz (min.) Note 1	-	-	-
4 to 5	Quiescent Current	I _{DD}	3005	4(a)	$V_{IL} = 0V, V_{IH} = 5.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin 20)	-	1.0	μА
6 to 15	Input Current Low Level $I_{IL} = \begin{cases} 3009 \\ V_{IN} \end{cases} \begin{pmatrix} V_{IN} & (Under Test) = 0V \\ V_{IN} & (Remaining Inputs) = 5.5V \\ V_{DD} = 5.5V, & V_{SS} = 0V \\ (Pins 1-3-4-7-8-11-13-14-17-18) \end{cases}$		-	- 100	nA			
16 to 25	Input Current High Level	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V V_{DD} = 5.5V, V_{SS} = 0V (Pins 1-3-4-7-8-11-13-14-17- 18)	-	100	nA			



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
110.		OTMDOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
26 to 33	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OL} = 50\mu A$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.1	V
34 to 41	Output Voltage Low Level 2	el 2 $I_{OL} = 50 \mu A$ $V_{DD} = 4.5 V, V_{SS} = 0 V$ (Pins 2-5-6-9-12-15-1 oltage V_{OL3} 3007 4(d) $V_{IL} = 1.65 V, V_{IH} = 3.84$						V
42 to 49	Output Voltage Low Level 3							V
50 to 57	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OL} = 12mA$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.4	V
58 to 65	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	$V_{IL} = 1.35V, V_{IH} = 3.15V$ $I_{OL} = 24mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.4	V
66 to 73	Output Voltage Low Level 6	V _{OL6}	3007	4(d)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OL} = 24mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.4	V
74 to 81	Output Voltage Low Level 7 V_{OL7} 30074(d) $V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OL} = 50mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ Note 3 (Pins 2-5-6-9-12-15-16-19)		-	1.65	V			
82 to 89	to High Level 1 $I_{OH} = -50\mu A$ $V_{DD} = 3.0V, V$		$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OH} = -50\mu A$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	2.9	-	V		



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	
No.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	МАХ	UNIT
90 to 97	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$V_{IL} = 1.35V, V_{IH} = 3.15V$ $I_{OH} = -50\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	4.4	-	V
98 to 105	Output Voltage High Level 3	$\begin{array}{ c c c c c c c c } V_{OH3} & 3006 & 4(e) & V_{IL} = 1.65V, V_{IH} = 3.85V \\ I_{OH} = -50\mu A & V_{DD} = 5.5V, V_{SS} = 0V \\ (Pins \ 2-5-6-9-12-15-16) & V_{OH4} & 3006 & 4(e) & V_{IL} = 0.9V, V_{IH} = 2.1V \\ \end{array}$				5.4	-	V
106 to 113	Output Voltage High Level 4	V _{OH4}	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OH} = -4.0mA$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	2.4	-	V		
114 to 121	Output Voltage High Level 5	put Voltage V _{OH5} 3006 4(e) V _{IL} = 1.35V, V _{IH} = 3.15V			3.7	-	V	
122 to 129	Output Voltage High Level 6	V _{OH6}	3006	4(e)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OH} = -24mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	4.7	-	V
130 to 137	Output Voltage High Level 7	V _{OH7}	3006	4(e)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OH} = -50mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ Note 3 (Pins 2-5-6-9-12-15-16-19)	3.85	-	V
138 to 147	Input Clamp Voltage (to V _{SS})	nput Clamp Voltage V_{IC1} 3022 4(f) I_{IN} (Under Test) = -1.0mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open		All Other Pins Open (Pins 1-3-4-7-8-11-13-14-17-	-0.4	- 1.5	V	
148 to 157	Input Clamp Voltage V_{IC2} 3022 4(f) I_{IN} (Under Test) = 1.0mA $V_{DD} = 0V$, $V_{SS} = Open$ All Other Pins Open (Pins 1-3-4-7-8-11-13-14-17-18)		0.4	1.5	V			



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
158 to 167	Input Capacitance	C _{IN}	3012	4(g)	V_{IN} (Not Under Test) = 0V $V_{DD} = V_{SS} = 0V$ Note 4 (Pins 1-3-4-7-8-11-13-14-17- 18)	-	8.0	pF
168	Propagation Delay Low to High (CLK to 8Q)	tрцн	3003	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (Remaining Inputs)}$ = Figure 3(b) $V_{DD} = 4.5V, V_{SS} = 0V$ Note 5 $\frac{Pins}{2 \text{ to } 19}$	-	9.0	ns	
169	Propagation Delay High to Low (CLK to 8Q)	Propagation Delay t _{PHL} 3003 4(h) V _{IN} (Under Test) = Pulse High to Low Generator						
170	Maximum Clock Frequency	f _(CL)	-	4(h)	Clock = Pulse Generator V_{DD} = 3.0V, V_{SS} = 0V Notes 6 and 7 (Pin 11)	80	-	MHz
171	Ground Bounce Output Low (High to Low)	V _{OLP(H-L)}	-	4(i)	$V_{IN} (Clock) = Pulse$ Generator 1 $V_{IN} (8D, \overline{G}) = 1.0V$ $V_{IN} (Remaining Inputs)$ = Pulse Generator 2 $V_{DD} = 5.5V, V_{SS} = 0V$ Note 8 (Pin 19)	-	2.0	V
172	Ground Bounce Output Low (Low to High)	Output Low Generator 1						V

NOTES: See Page 20.



.....

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
NO.	GIANAGTENIGTIGS	STMDOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
173	Ground Bounce Output High (High to Low)	V _{OHV(H-L)}	-	4(i)		-	1.5	V
174	Ground Bounce Output High (Low to High)	V _{OHV(L-H)}	-	4(i)	$V_{IN} (Clock) = Pulse$ Generator 1 $V_{IN} (G) = 1.0V$ $V_{IN} (8D) = 4.0V$ $V_{IN} (Remaining Inputs)$ = Pulse Generator 2 $V_{DD} = 5.5V, V_{SS} = 0V$ Note 8 (Pin 19)	-	1.5	V

<u>NOTES</u>

- 1. Maximum time to output comparator strobe 30µs.
- 2. Test each pattern of Figure 4(a).
- 3. No more than one output shall be measured at a time and the duration of the test shall not exceed 2.0ms.
- 4. Guaranteed but not tested.
- 5. Measurements shall be performed on 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.
- 6. Measurements shall be performed on a sample basis, LTPD 7 or lower (see Annexe I of ESA/SCC 9000).
- 7. A pulse, having the following conditions, shall be applied to the clock input: $V_P = 0V$ to V_{DD} Vdc. Maximum clock frequency $f_{(CL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.
- 8. Hand test on 5 samples to be performed during Qualification and Extension of Qualification only.



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE

		0)(1470)	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.45V$, $V_{IH} = 2.5V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 3.0V$, $V_{SS} = 0V$ $t_r = t_f < 100ns$ f = 10kHz (min.) Note 1	-	-	-
2	Functional Test 2	-	Verify Truth Table with Load. $V_{IL} = 0.6V, V_{IH} = 3.7V$ $I_{OL} = 1.0mA, I_{OH} = -1.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 50ns,$ f = 10kHz (min.) Note 1	-	T	-		
3	Functional Test 3	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 1.0V, V_{IH} = 4.5V$ $I_{OL} = 1.0mA, I_{OH} = -1.0mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ $t_r = t_f < 50ns,$ f = 10kHz (min.) Note 1	-	-	-
4 to 5	Quiescent Current	I _{DD}	3005	4(a)	$V_{IL} = 0V, V_{IH} = 5.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin 20)	-	20	μΑ
6 to 15	Input Current Low Level I_{IL} 3009 4(b) V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 5.5 V_{DD} = 5.5V, V_{SS} = 0V		V_{IN} (Remaining Inputs) = 5.5V V_{DD} = 5.5V, V_{SS} = 0V (Pins 1-3-4-7-8-11-13-14-17-	-	-1.0	μА		
16 to 25	High Level V _{IN} (Remaining Inputs) = 0V					-	1.0	μА



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	UNIT
NO.	CHANGELIGID	STNDOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
26 to 33	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OL} = 50\mu A$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.1	V
34 to 41	Output Voltage Low Level 2	Level 2 $I_{OL} = 50 \mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19						V
42 to 49	Output Voltage Low Level 3						0.1	V
50 to 57	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OL} = 12mA$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.5	V
58 to 65	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	$V_{IL} = 1.35V, V_{IH} = 3.15V$ $I_{OL} = 24mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.5	V
66 to 73	Output Voltage Low Level 6	V _{OL6}	3007	4(d)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OL} = 24mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.5	V
74 to 81	Output Voltage Low Level 7 V_{OL7} 3007 4(d) $V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OL} = 50mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ Note 3 (Pins 2-5-6-9-12-15-16-19)		$I_{OL} = 50 \text{mA}$ $V_{DD} = 5.5 \text{V}, V_{SS} = 0 \text{V}$ Note 3	-	1.65	V		
82 to 89	to High Level 1 $I_{OH} = V_{DD} =$		$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OH} = -50\mu A$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	2.9	-	V		



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
90 to 97	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$V_{IL} = 1.35V, V_{IH} = 3.15V$ $I_{OH} = -50\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	4.4	-	V
98 to 105	Output Voltage High Level 3	$\begin{array}{ c c c c c c c } V_{OH3} & 3006 & 4(e) & V_{IL} = 1.65V, V_{IH} = 3.85V \\ I_{OH} = -50\mu A \\ V_{DD} = 5.5V, V_{SS} = 0V \\ (Pins \ 2-5-6-9-12-15-16-19) \end{array}$					-	V
106 to 113	Output Voltage High Level 4	V _{OH4}	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OH} = -4.0mA$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	2.4	-	V
114 to 121	Output Voltage High Level 5	V _{OH5}	3006	4(e)	$V_{IL} = 1.35V, V_{IH} = 3.15V$ $I_{OH} = -24mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	3.7	-	V
122 to 129	Output Voltage High Level 6	V _{OH6}	3006	4(e)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OH} = -24mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	4.7	-	V
130 to 137	Output Voltage High Level 7	V _{OH7}	3006	4(e)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OH} = -50mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ Note 3 (Pins 2-5-6-9-12-15-16-19)	3.85	-	V
138 to 147	(to V _{SS}) V _{DD} = Open, V _{SS} = 0 All Other Pins Open		$ I_{IN} \text{ (Under Test)} = -1.0\text{mA} $ $ V_{DD} = \text{Open}, V_{SS} = 0\text{V} $ All Other Pins Open (Pins 1-3-4-7-8-11-13-14-17-18)	-0.1	- 1.5	V		
148 to 157	(to V _{DD)}		3022	4(f)	$I_{IN} \text{ (Under Test)} = 1.0\text{mA}$ $V_{DD} = 0\text{V}, V_{SS} = \text{Open}$ All Other Pins Open (Pins 1-3-4-7-8-11-13-14-17- 18)	0.1	1.5	V



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE

		0)(4/00)	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	МАХ	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.45V$, $V_{IH} = 2.5V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 3.0V$, $V_{SS} = 0V$ $t_r = t_f < 100ns$ f = 10kHz (min.) Note 1	-	-	-
2	Functional Test 2	Note 1						
3	Functional Test 3	- 3(b) Verify Truth Table with Load. $V_{IL} = 1.0V, V_{IH} = 4.5V$ $I_{OL} = 1.0mA, I_{OH} = -1.0mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ $t_r = t_f < 50ns,$ f = 10kHz (min.) Note 1					-	
4 to 5	Quiescent Current	I _{DD}	3005	4(a)	$V_{IL} = 0V, V_{IH} = 5.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin 20)	-	1.0	μА
6 to 15	$V_{DD} = 5.5V, V_{SS} = 0V$		V_{IN} (Remaining Inputs) = 5.5V V_{DD} = 5.5V, V_{SS} = 0V (Pins 1-3-4-7-8-11-13-14-17-	-	- 100	nA		
16 to 25	Input Current High Level I_{IH} 3010 4(c) V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V V_{DD} = 5.5V, V_{SS} = 0V (Pins 1-3-4-7-8-11-13-14-17) 18)					-	100	nA



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
110.		STWDOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
26 to 33	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OL} = 50\mu A$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.1	V
34 to 41	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	$V_{IL} = 1.35V, V_{IH} = 3.15V$ $I_{OL} = 50\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.1	V
42 to 49	Output Voltage Low Level 3	age V _{OL3} 3007 4(d) V _{IL} = 1.65V, V _{IH} = 3.85V					0.1	V
50 to 57	Low Level 4		3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OL} = 12mA$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.4	V
58 to 65	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	$V_{IL} = 1.35V, V_{IH} = 3.15V$ $I_{OL} = 24mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.4	V
66 to 73	Output Voltage Low Level 6	V _{OL6}	3007	4(d)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OL} = 24mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.4	V
74 to 81	Output Voltage V_{OL7} 3007 4(d) $V_{IL} = 1.65V$, $V_{IH} = 3.85V$ $I_{OL} = 50mA$ Low Level 7 V_{OL7} 3007 $4(d)$ $V_{IL} = 1.65V$, $V_{IH} = 3.85V$ Note 3 $V_{DD} = 5.5V$, $V_{SS} = 0V$ Note 3		-	1.65	V			
82 to 89	High Level 1		3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OH} = -50\mu A$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	2.9	-	V



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STNBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
90 to 97	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$V_{IL} = 1.35V, V_{IH} = 3.15V$ $I_{OH} = -50\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	4.4	-	V
98 to 105	Output Voltage High Level 3	V _{OH3}	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OH} = -50\mu A$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	5.4	-	V		
106 to 113	Output Voltage High Level 4	V _{OH4}	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OH} = -4.0mA$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	2.4	-	V
114 to 121	Output Voltage High Level 5	utput Voltage V _{OH5} 3006 4(e) V _{IL} = 1.35V, V _{IH} = 3.15V				3.7	-	V
122 to 129	Output Voltage High Level 6	V _{OH6}	3006	4(e)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OH} = -24mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	4.7	•	V
130 to 137	Output Voltage High Level 7	V _{OH7}	3006	4(e)	$V_{IL} = 1.65V, V_{IH} = 3.85V$ $I_{OH} = -50mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ Note 3 (Pins 2-5-6-9-12-15-16-19)	3.85	-	V
138 to 147	Input Clamp Voltage (to V _{SS})	put Clamp Voltage V_{IC1} 3022 4(f) I_{IN} (Under Test) = -1.0mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open		V _{DD} = Open, V _{SS} = 0V All Other Pins Open (Pins 1-3-4-7-8-11-13-14-17-	-0.1	- 1.5	V	
148 to 157	Input Clamp Voltage V_{IC2} 3022 4(f) I_{IN} (Under Test) = 1.0mA $V_{DD} = 0V$, $V_{SS} = Open$ All Other Pins Open (Pins 1-3-4-7-8-11-13-14-17-18)		0.1	1.5	V			



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE


PATTERN					INP	UTS							C	DUT	PUT	S			DC SUPPLY	
NO.	1	3	4	7	8	11	13	14	17	18	2	5	6	9	12	15	16	19	10	20
1	0	1	1	1	1	Ŧ	1	1	1	1				OF	EN				V _{SS}	V _{DD}
2	0	0	0	0	0	£	0	0	0	0				OF	EN				¥	↓


NOTES

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, **f** = Transition, Low to High

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL





NOTES

1. Each input to be tested separately.


<u>NOTES</u>

1. Each input to be tested separately.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL



INPUT CONDITIONS (SEE NOTE 1)

FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL

NOTES

- 1. V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OL}.
- 2. Each output to be tested separately.

NOTES


- V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OH}.
- 2. Each output to be tested separately.

FIGURE 4(f) - INPUT CLAMP VOLTAGE

FIGURE 4(g) - INPUT CAPACITANCE

V_{DD}

 V_{SS}



REMAINING INPUTS OUTPUTS

<u>NOTES</u>

1. Each input to be tested separately.

NOTES

CAPACITANCE


BRIDGE

- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.




FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - PROPAGATION DELAY



VOLTAGE WAVEFORMS




NOTES

- 1. Pulse Generator: $V_p = 0V$ to V_{DD} , t_r and $t_f \le 6ns$, f = 1.0MHz minimum, 50% Duty Cycle, $Z_{OUT} = 50\Omega$. 2. $C_L = 50pF \pm 5\%$ including scope, wiring and stray capacitance without package in test fixture, $\mathsf{R}_\mathsf{L} = 500\Omega \pm 5\%.$



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - GROUND BOUNCE



NOTES

- 1. Pulse Generator $V_{P1} = V_{P2} = 1.0V$ to 4.0V, t_r and $t_f \le 6.0$ ns, f = 1.0MHz, 50% Duty Cycle, $Z_{OUT} = 50\Omega$.
- 2. $C_L = 50 pF \pm 5\%$, $R1 = 51\Omega \pm 5\%$, $R2 = 450\Omega \pm 5\%$.
- 3. Oscilloscope Z_{IN} = 50 Ω , Bandwidth ≥ 1.0GHz with memory capability.



ISSUE 1

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 300	nA
6 to 15	Input Current Low Level	lιL	As per Table 2	As per Table 2	±20	nA
16 to 25	Input Current High Level	lін	As per Table 2	As per Table 2	±20	nA
66 to 73	Output Voltage Low Level 6	V _{OL6}	As per Table 2	As per Table 2	±0.04	V
122 to 129	Output Voltage High Level 6	V _{OH6}	As per Table 2	As per Table 2	±0.2	V



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 – 5)	°C
2	Outputs - (Pins 2-5-6-9-12-15-16-19)	V _{OUT}	Open	-
3	Inputs - (Pins 1-3-4-7-8-11-13-14-17-18)	V _{IN}	V _{SS}	V
4	Positive Supply Voltage (Pin 20)	V _{DD}	5.5(+0-0.5)	V
5	Negative Supply Voltage (Pin 10)	V _{SS}	0	V
6	Duration	t	72	Hours

NOTES

- **1.** Input Protection Resistor = $R1 = 1.0k\Omega$.
- 2. Output Load = $R2 = 10k\Omega$.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	Tamb	+ 125(+ 0 – 5)	°C
2	Outputs - (Pins 2-5-6-9-12-15-16-19)	V _{OUT}	Open	-
3	Inputs - (Pins 1-3-4-7-8-11-13-14-17-18)	V _{IN}	V _{DD}	V
4	Positive Supply Voltage (Pin 20)	V _{DD}	5.5(+0-0.5)	V
5	Negative Supply Voltage (Pin 10)	V _{SS}	0	V
6	Duration	t	72	Hours

NOTES

- 1. Input Protection Resistor = $R1 = 1.0k\Omega$.
- 2. Output Load = $R2 = 10k\Omega$.



TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 - 5)	°C
2	Outputs - (Pins 2-5-6-9-12-15-16-19)	V _{OUT}	V _{DD/2}	V
3	Input - (Pin 1)	V _{IN}	V _{SS}	V
4	Input - (Pin 11)	V _{IN}	V _{GEN1}	Vac
5	Inputs - (Pins 3-4-7-8-13-14-17-18)	V _{IN}	V _{GEN2}	Vac
6	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac
7	Pulse Frequency Square Wave	^f GEN1 ^f GEN2	100k ± 10% 50k ± 10% 50±15% Duty Cycle t _r =t _f <100ns	Hz
8	Positive Supply Voltage (Pin 20)	V _{DD}	5.5(+ 0 - 0.5)	V
9	Negative Supply Voltage (Pin 10)	V _{SS}	0	V

NOTES

1. Input Protection Resistor = Output Load = 220Ω .




FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS





FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS







FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS





4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 19000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ± 3 °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3 \text{ °C}$.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING


NO.	CHABACTERISTICS	CHARACTERISTICS SYMBOL SPEC. AND/OR TEST TEST METHOD CONDITIONS		TEST	CHANGE LIMITS	ABSOLUTE		UNIT
NO.	UNAAUTERIS 1103		(Δ) NOTE 1	MIN	МАХ			
1	Functional Test 1	-	As per Table 2	As per Table 2	F	-	-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	-	-
3	Functional Test 3	-	As per Table 2	As per Table 2	-	-	-	-
4 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±0.3	-	1.0	µА
6 to 15	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	±20	1	- 100	nA
16 to 25	Input Current High Level	lîH	As per Table 2	As per Table 2	±20	-	100	nA
50 to 57	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	±0.04	4	0.4	V
66 to 73	Output Voltage Low Level 6	V _{OL6}	As per Table 2	As per Table 2	±0.04	-	0.4	V
106 to 113	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±0.2	2.4	-	V
122 to 129	Output Voltage High Level 6	V _{OH6}	As per Table 2	As per Table 2	±0.2	4.7	-	V

NOTES

1. The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.



FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



NOTES

1. Input Protection Resistor = $1.0k\Omega$.

TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON
COMPLETION OF IRRADIATION TESTING

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	ABSOLUTE		UNIT
						MIN	MAX	
1	Functional Test 1	-	As per Table 2	As per Table 2	-	-	-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	-	-
3	Functional Test 3	-	As per Table 2	As per Table 2	-	-	-	-
4 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	-	-	100	μА



APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR MOTOROLA (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS					
Para. 4.2.1(a)	Para. 5.2.2, Total Dose Irradiation Testing: Shall not be performed during qualification and maintenance of qualification.					