

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

ADVANCED CMOS QUAD 2-INPUT NOR GATES,

BASED ON TYPE 54ACT02

ESCC Detail Specification No. 9201/134

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 39

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

ADVANCED CMOS QUAD 2-INPUT NOR GATES,

BASED ON TYPE 54ACT02

ESA/SCC Detail Specification No. 9201/134

space components coordination group

		Approved by	
Issue/Rev.	Date	or his	ESA Director General or his Deputy
lssue 1	September 1993	Formand -	7. lut
		· · · · · · · · · · · · · · · · · · ·	
		·	



- -- --

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.

	See	ESA/SCC Detail Specification No. 9201/134		PAGE ISSUE	3 1
		TABLE OF CONTENTS			<u>Page</u>
1.	GENERAL				<u>1 age</u> 5
1.1 1.2 1.3 1.4	Scope Component Type Variant Maximum Ratings Parameter Derating Infor				5 5 5 5
1.5 1.6	Physical Dimensions Pin Assignment				5 5
1.7	Truth Table				5
1.8 1.9	Circuit Schematic Functional Diagram				5 5
1.10	Handling Precautions				5
1.11	Input and Output Protec	tion Networks			5
2.	APPLICABLE DOCUME	INTS			13
3.	TERMS, DEFINITIONS,	ABBREVIATIONS, SYMBOLS AND U	NITS		13
4.	REQUIREMENTS				13
4.1	General				13
4.2	Deviations from Generic				13
4.2.1 4.2.2	Deviations from Special Deviations from Final Pro				13
4.2.2	Deviations from Burn-in				13 13
4.2.4	Deviations from Qualifica				13
4.2.5	Deviations from Lot Acce				14
4.3	Mechanical Requirement	S			14
4.3.1	Dimension Check				14
4.3.2	Weight				14
4.4	Materials and Finishes				14
4.4.1 4.4.2	Case Lead Material and Finish				14 14
4.5	Marking				14
4.5.1	General				14
4.5.2	Lead Identification				14
4.5.3	The SCC Component Nu	Imber			15
4.5.4	Traceability Information				15
4.6 4.6.1	Electrical Measurements				15
4.6.2	Electrical Measurements	at High and Low Temperatures			15 15
4.6.3	Circuits for Electrical Me				15
4.7	Burn-in Tests				15
4.7.1	Parameter Drift Values				15
4.7.2	Conditions for H.T.R.B. a				15
4.7.3		R.B. and Power Burn-in			15
4.8 4.8.1	Environmental and Endu				36
4.8.2		on Completion of Environmental Tests at Intermediate Points during Endurance	Tests		36 36
4.8.3		on Completion of Endurance Tests			36
4.8.4	Conditions for Operating				36
4.8.5	Electrical Circuits for Ope	erating Life Tests			36
4.8.6	Conditions for High Tem	perature Storage Test			36

	C SCC	ESA/SCC Detail Specification No. 9201/134		PAGE ISSUE	4 1
--	-------	--	--	---------------	--------

		<u>Page</u>
4.9	Total Dose Irradiation Testing	36
4.9.1	Application	36
4.9.2	Bias Conditions	36
4.9.3	Electrical Measurements	36

TABLES

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature - d.c. Parameters	16
	Electrical Measurements at Room Temperature - a.c. Parameters	19
3(a)	Electrical Measurements at High Temperature	21
3(b)	Electrical Measurements at Low Temperature	24
4	Parameter Drift Values	31
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	32
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	32
5(c)	Conditions for Power Burn-in and Operating Life Tests	33
6	Electrical Measurements on Completion of Environmental Tests and	37
	at Intermediate Points and on Completion of Endurance Testing	
7	Electrical Measurements During and on Completion of Irradiation Testing	38

FIGURES

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	11
3(c)	Circuit Schematic	12
3(d)	Functional Diagram	12
3(e)	Input and Output Protection Networks	12
4	Circuits for Electrical Measurements	27
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	34
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	34
5(c)	Electrical Circuit for Power Burn-in and Operating Life Tests	35
6	Bias Conditions for Irradiation Testing	38

APPENDICES (Applicable to specific Manufacturers only)'A'AGREED DEVIATIONS FOR MOTOROLA (F)

39



1. <u>GENERAL</u>

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, advanced CMOS Quad 2-Input NOR Gate, having fully buffered outputs, based on Type 54ACT02. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 4000 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	D.I.L.	2(a)	G4
02	FLAT	2(b)	G4
03	CHIP CARRIER	2(c)	2
04	CHIP CARRIER	2(c)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	- 0.5 to + 6.0	V	Note 1
2	Input Voltage	V _{IN}	−0.5 to V _{DD} +0.5	V	Notes 1, 2
3	Output Voltage	V _{OUT}	-0.5 to V _{DD} +0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	P _D	528	mW	Note 4
5	Supply Current	I _{DDop}	96	mA	
6	Operating Temperature Range	T _{op}	-55 to +125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	- 65 to + 150	°C	
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional for $4.5V \le V_{DD} \le 5.5V$.
- 2. Input current limited to I_{IC} = ±20mA.
- 3. Output current limited to $l_{OUT} = \pm 50$ mA.
- 4. The maximum device dissipation is determined by I_{DDop} max. (mA) $\times 5.5 \text{V}.$
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.





FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - DUAL-IN-LINE PACKAGE, 14-PIN




SYMBOL	MILLIMETRES		NOTES
STMBOL	MIN	MAX	NOTES
A	-	5.08	
b	0.35	0.56	8
b1	1.40	1.77	8
С	0.20	0.38	8
D	19.05	19.94	4
E	6.10	7.49	4
E1	7.62 TYPICAL		
е	2.54 TYPICAL		6, 9
L	3.10	4.31	8
Q	0.25	1.02	3
S	1.54	2.40	7
α	0°	15°	10



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - FLAT PACKAGE, 14-PIN




SYMBOL	MILLIMETRES		NOTES
STIVIBUL.	MIN	MAX	NOTES
A	1.52	2.16	
b	0.36	0.56	8
С	0.08	0.17	8
D	9.42	9.90	4
E	5.84	7.24	
E1	7.00 T	YPICAL	4
е	1.27 T	YPICAL	5, 9
L	5.84	9.14	8
L1	18.93	25.39	
Q	-	1.02	2
S	-	1.40	7


NOTES: See Page 10.



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - SQUARE CHIP CARRIER PACKAGE, 20-TERMINAL





SYMBOL	SYMBOL MILLIMETRES		
OTWIDOL	MIN	MAX	NOTES
А	8.69	9.09	
В	7.80	9.09	
С	0.25	0.51	11
D	0.89	1.14	12
Е	1.14	1.40	8
F.	0.56	0.71	8
G	1.27 TYPICAL		5, 9
Н	1.63	2.54	



.....

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(c) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25 mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 12 spaces for flat and dual-in-line packages.

16 spaces for chip carrier packages.

- 10. Lead centreline when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.





FIGURE 3(a) - PIN ASSIGNMENT



FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14
CHIP CARRIER PIN OUTS	2	3	4	6	8	9	10	12	13	14	16	18	19	20

FIGURE 3(b) - TRUTH TABLE (EACH GATE)

INP	JTS	OUTPUT
А	В	$Y = \overline{A+B}$
H X L	X H L	L L H

NOTES


1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.



FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.


FIGURE 3(d) - FUNCTIONAL DIAGRAM



NOTES

1. Pin numbers shown are for DIP and FP.

FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS





2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

- V_{IC} = Input Clamp Voltage.
- I_{IC} = Input Clamp Diode Current.
- V_{OLP} = Ground Bounce Outputs Low.
- V_{OHV} = Ground Bounce Outputs High.

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 Deviations from Special In-process Controls
 - (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during qualification and maintenance of qualification.
 - (b) Para. 5.2.2, Total Dose Irradiation Testing: If specified in a Purchase Order, shall be performed during procurement on a lot acceptance basis at the total dose irradiation level specified in the Purchase Order.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u> None.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.



4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat package and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' or Type '4' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows: <u>920113401BF</u>

		I
Detail Specification Number		I
Type Variant (see Table 1(a))		
Testing Level (B or C, as applicable)	 	
Total Dose Irradiation Level (if applicable)]

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125 (+0.5) \circ C$ and -55 (+5.0) $\circ C$ respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
110.	OHANAOTENISTIOS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test 1	T	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ $t_r = t_f < 50ns$ f = 10kHz (min) Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ $t_r = t_f < 50ns$ f = 10kHz (min) Note 1		-	-
3 to 4	Quiescent Current 1	IDD1	3005	4(a)	$V_{IL} = 0V$, $V_{IH} = 5.5V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ All Outputs Open Note 2 (Pin D/F 14) (Pin C 20)	F	0.5	μА
5	Quiescent Current 2	I _{DD2}	3005	4(a)	$V_{IN} (1A) = 3.4V$ $V_{IN} (Remaining Inputs) = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin D/F 14) (Pin C 20)	-	1.6	mA
6 to 13	Input Current Low Level	Ι _{ΙL}	3009	4(b)	$V_{IN} \text{ (Under Test) = 0V} \\ V_{IN} \text{ (Remaining Inputs) = 5.5V} \\ V_{DD} = 5.5V, V_{SS} = 0V \\ \text{(Pins D/F 2-3-5-6-8-9-11-12)} \\ \text{(Pins C 3-4-8-9-12-13-16-18)} \\ \end{array}$	-	- 100	nA
14 to 21	Input Current High Level	l _{IH}	3010	4(c)	$V_{IN} \text{ (Under Test)} = 5.5V \\ V_{IN} \text{ (Remaining Inputs)} = 0V \\ V_{DD} = 5.5V, V_{SS} = 0V \\ \text{(Pins D/F 2-3-5-6-8-9-11-12)} \\ \text{(Pins C 3-4-8-9-12-13-16-18)}$	-	100	nA



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
110.		OTMOOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
22 to 25	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	Gate Under Test: $V_{IN1} = 2.0V, V_{IN2} = 0.8V$ $I_{OL} = 50\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)		0.1	V
26 to 29	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Gate Under Test: $V_{IN1} = 2.0V, V_{IN2} = 0.8V$ $I_{OL} = 50_{1}A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	-	0.1	V
30 to 33	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	Gate Under Test: $V_{IN1} = 2.0V, V_{IN2} = 0.8V$ $I_{OL} = 24mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	-	0.4	V
34 to 37	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	Gate Under Test: $V_{IN1} = 2.0V, V_{IN2} = 0.8V$ $I_{OL} = 24mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	-	0.4	V
38 to 41	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	Gate Under Test: $V_{IN1} = 2.0V, V_{IN2} = 0.8V$ $I_{OL} = 50mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ Note 3 (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	-	1.65	V
42 to 45	Output Voltage High Level 1	V _{OH1}	3006	4(e)	Gate Under Test: $V_{IN} = 0.8V$, $I_{OH} = -50\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	4.4	-	V



•.. ·

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

-								
No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
110.		OTWDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
46 to 49	Output Voltage High Level 2	V _{OH2}	3006	4(e)	Gate Under Test: $V_{IN} = 0.8V$, $I_{OH} = -50\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	5.4	-	V
50 to 53	Output Voltage High Level 3	V _{OH3}	3006	4(e)	Gate Under Test: $V_{IN} = 0.8V$, $I_{OH} = -24mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	3.7	-	V
54 to 57	Output Voltage High Level 4	V _{OH4}	3006	4(e)	Gate Under Test: $V_{IN} = 0.8V$, $I_{OH} = -24mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	4.7	-	V
58 to 61	Output Voltage High Level 5	V _{OH5}	3006	4(e)	Gate Under Test: $V_{IN} = 0.8V$, $I_{OH} = -50mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ Note 3 (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	3.85	-	V
62 to 69	Input Clamp Voltage (to V _{SS})	V _{IC1}	3022	4(f)	$I_{IN} \text{ (Under Test)} = -1.0\text{mA}$ $V_{DD} = \text{Open}, V_{SS} = 0\text{V}$ All Other Pins Open (Pins D/F 2-3-5-6-8-9-11-12) (Pins C 3-4-8-9-12-13-16-18)	-0.4	- 1.5	V
70 to 77	Input Clamp Voltage (to V _{DD})	V _{IC2}	3022	4(f)	$\begin{split} &I_{IN} \text{ (Under Test)} = 1.0\text{mA} \\ &V_{DD} = 0\text{V}, \ V_{SS} = \text{Open} \\ &\text{All Other Pins Open} \\ &(\text{Pins D/F 2-3-5-6-8-9-11-12}) \\ &(\text{Pins C 3-4-8-9-12-13-16-18}) \end{split}$	0.4	1.5	V



• • •

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
		••••••	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	<u>o</u> ran
78 to 85	Input Capacitance	C _{IN}	3012	4(g)	V_{IN} (Not Under Test) = 0Vdc $V_{DD} = V_{SS} = 0V$ Note 4 (Pins D/F 2-3-5-6-8-9-11-12) (Pins C 3-4-8-9-12-13-16-18)	-	8.0	pF
86	Propagation Delay Low to High (1A to 1Y)	t _{PLH}	3003	4(h)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	8.5	ns
87	Propagation Delay High to Low (1A to 1Y)	tphl	3003	4(h)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	9.5	ns
88	Ground Bounce Output Low (High to Low)	V _{OLP(H-L)}	-	4(i)	$V_{IN}(4A, 4B) = 3.0V$ $V_{IN} (Remaining Inputs) =$ Pulse Generator $V_{DD} = 5.5V, V_{SS} = 0V$ Note 6 (Pin D/F 13) (Pin C 19)	-	2.0	V
89	Ground Bounce Output Low (Low to High)	Volp(l-H)	-	4(i)	$V_{IN}(4A, 4B) = 3.0V$ $V_{IN} (Remaining Inputs) =$ Pulse Generator $V_{DD} = 5.5V, V_{SS} = 0V$ Note 6 (Pin D/F 13) (Pin C 19)	-	1.5	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

No	No. CHARACTERISTICS	SYMBOL	TEST METHOD	1	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
NO.	CHANAGTENIS 105	STNDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
90	Ground Bounce Output High (High to Low)	V _{OHV(H-L)}	-	4(i)	$V_{IN}(4A, 4B) = 0V$ $V_{IN} (Remaining Inputs) =$ Pulse Generator $V_{DD} = 5.5V, V_{SS} = 0V$ Note 6 (Pin D/F 13) (Pin C 19)	-	1.5	V
91	Ground Bounce Output High (Low to High)	Vohv(l-h)	-	4(i)	$V_{IN}(4A, 4B) = 0V$ $V_{IN} (Remaining Inputs) =$ Pulse Generator $V_{DD} = 5.5V, V_{SS} = 0V$ Note 6 (Pin D/F 13) (Pin C 19)	-	2.0	V

- 1. Maximum time to output comparator strobe 30 µs.
- 2. Test each appropriate pattern of Figure 4(a).
- 3. No more than one output shall be measured at a time and the duration of the test shall not exceed 2.0ms.
- 4. Guaranteed but not tested.
- 5. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.
- 6. Hand test on 5 samples to be performed during Qualification and Extension of Qualification only.



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	`	LIM	IITS	UNIT
110.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ $t_r = t_f < 50ns$ f = 10kHz (min) Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ $t_r = t_f < 50ns$ f = 10kHz (min) Note 1	-	-	-
3 to 4	Quiescent Current 1	I _{DD1}	3005	4(a)	$V_{IL} = 0V, V_{IH} = 5.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin D/F 14) (Pin C 20)	_	10	μА
5	Quiescent Current 2	I _{DD2}	3005	4(a)	$V_{IN} (1A) = 3.4V$ $V_{IN} (Remaining Inputs) = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin D/F 14) (Pin C 20)	-	1.6	mA
6 to 13	Input Current Low Level	ΙιL	3009	4(b)	V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 5.5V V_{DD} = 5.5V, V_{SS} = 0V (Pins D/F 2-3-5-6-8-9-11-12) (Pins C 3-4-8-9-12-13-16-18)	-	- 1.0	μΑ
14 to 21	Input Current High Level	l _{iH}	3010	4(c)	$V_{IN} \text{ (Under Test)} = 5.5V \\ V_{IN} \text{ (Remaining Inputs)} = 0V \\ V_{DD} = 5.5V, V_{SS} = 0V \\ \text{(Pins D/F 2-3-5-6-8-9-11-12)} \\ \text{(Pins C 3-4-8-9-12-13-16-18)}$	-	1.0	μА



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
22 to 25	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	Gate Under Test: $V_{IN1} = 2.0V, V_{IN2} = 0.8V$ $I_{OL} = 50\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	-	0.1	V
26 to 29	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Gate Under Test: $V_{IN1} = 2.0V, V_{IN2} = 0.8V$ $I_{OL} = 50\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	-	0.1	V
30 to 33	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	Gate Under Test: $V_{IN1} = 2.0V, V_{IN2} = 0.8V$ $I_{OL} = 24mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	-	0.5	V
34 to 37	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	Gate Under Test: $V_{IN1} = 2.0V, V_{IN2} = 0.8V$ $I_{OL} = 24mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	-	0.5	V
38 to 41	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	Gate Under Test: $V_{IN1} = 2.0V, V_{IN2} = 0.8V$ $I_{OL} = 50mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ Note 3 (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	-	1.65	V
42 to 45	Output Voltage High Level 1	V _{OH1}	3006	4(e)	Gate Under Test: $V_{IN} = 0.8V$, $I_{OH} = -50\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	4.4	-	V



. ...

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
NO.	CHARACTERISTICS	STWBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
46 to 49	Output Voltage High Level 2	V _{OH2}	3006	4(e)	Gate Under Test: $V_{IN} = 0.8V$, $I_{OH} = -50\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	5.4	-	V
50 to 53	Output Voltage High Level 3	V _{OH3}	3006	4(e)	Gate Under Test: $V_{IN} = 0.8V$, $I_{OH} = -24mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	3.7	-	V
54 to 57	Output Voltage High Level 4	V _{OH4}	3006	4(e)	Gate Under Test: $V_{IN} = 0.8V$, $I_{OH} = -24mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	4.7	-	V
58 to 61	Output Voltage High Level 5	V _{OH5}	3006	4(e)	Gate Under Test: $V_{IN} = 0.8V$, $I_{OH} = -50mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ Note 3 (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	3.85	-	V
62 to 69	Input Clamp Voltage (to V _{SS})	V _{IC1}	3022	4(f)	$\begin{split} I_{IN} & (\text{Under Test}) = -1.0\text{mA} \\ V_{DD} = \text{Open}, \ V_{SS} = 0\text{V} \\ \text{All Other Pins Open} \\ & (\text{Pins D/F 2-3-5-6-8-9-11-12}) \\ & (\text{Pins C 3-4-8-9-12-13-16-18}) \end{split}$	-0.1	- 1.5	V
70 to 77	Input Clamp Voltage (to V _{DD})	V _{IC2}	3022	4(f)	$\begin{split} &I_{IN} \text{ (Under Test)} = 1.0\text{mA} \\ &V_{DD} = 0\text{V}, \ V_{SS} = \text{Open} \\ &\text{All Other Pins Open} \\ &(\text{Pins D/F 2-3-5-6-8-9-11-12}) \\ &(\text{Pins C 3-4-8-9-12-13-16-18}) \end{split}$	0.1	1.5	V



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIN	IITS	UNIT
110.		5 Million	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ $t_r = t_f < 50ns$ f = 10kHz (min) Note 1	-	Ţ	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ $t_r = t_f < 50ns$ f = 10kHz (min) Note 1	-	T	-
3 to 4	Quiescent Current 1	I _{DD1}	3005	4(a)	$V_{IL} = 0V, V_{IH} = 5.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin D/F 14) (Pin C 20)	-	0.5	μА
5	Quiescent Current 2	I _{DD2}	3005	4(a)	$V_{IN} (1A) = 3.4V$ $V_{IN} (Remaining Inputs) = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin D/F 14) (Pin C 20)	-	1.6	mA
6 to 13	Input Current Low Level	Γ _{ΙL}	3009	4(b)	$V_{IN} \text{ (Under Test)} = 0V$ $V_{IN} \text{ (Remaining Inputs)} = 5.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins D/F 2-3-5-6-8-9-11-12) (Pins C 3-4-8-9-12-13-16-18)	-	- 100	nA
14 to 21	Input Current High Level	Ι _{ΙΗ}	3010	4(c)	$V_{IN} \text{ (Under Test)} = 5.5V \\ V_{IN} \text{ (Remaining Inputs)} = 0V \\ V_{DD} = 5.5V, V_{SS} = 0V \\ \text{(Pins D/F 2-3-5-6-8-9-11-12)} \\ \text{(Pins C 3-4-8-9-12-13-16-18)}$	-	100	nA



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
NO.	CHARACTERISTICS	STNIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
22 to 25	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	Gate Under Test: $V_{IN1} = 2.0V, V_{IN2} = 0.8V$ $I_{OL} = 50\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	-	0.1	V
26 to 29	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Gate Under Test: $V_{IN1} = 2.0V, V_{IN2} = 0.8V$ $I_{OL} = 50\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	-	0.1	V
30 to 33	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	Gate Under Test: $V_{IN1} = 2.0V, V_{IN2} = 0.8V$ $I_{OL} = 24mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	-	0.4	V
34 to 37	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	Gate Under Test: $V_{IN1} = 2.0V, V_{IN2} = 0.8V$ $I_{OL} = 24mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	-	0.4	V
38 to 41	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	Gate Under Test: $V_{IN1} = 2.0V, V_{IN2} = 0.8V$ $I_{OL} = 50mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ Note 3 (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	-	1.65	V
42 to 45	Output Voltage High Level 1	V _{OH1}	3006	4(e)	Gate Under Test: $V_{IN} = 0.8V$, $I_{OH} = -50\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	4.4	-	V



.

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
NO.		STWDOL	MIL-STD 883	FIG. D/F = DIP AND FP C = CCP)		MIN	MAX	UNIT
46 to 49	Output Voltage High Level 2	V _{OH2}	3006	4(e)	Gate Under Test: $V_{IN} = 0.8V$, $I_{OH} = -50\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	5.4	-	V
50 to 53	Output Voltage High Level 3	V _{OH3}	3006	4(e)	Gate Under Test: $V_{IN} = 0.8V$, $I_{OH} = -24mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	3.7	-	V
54 to 57	Output Voltage High Level 4	V _{OH4}	3006	4(e)	Gate Under Test: $V_{IN} = 0.8V$, $I_{OH} = -24mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	4.7	-	V
58 to 61	Output Voltage High Level 5	V _{OH5}	3006	4(e)	Gate Under Test: $V_{IN} = 0.8V$, $I_{OH} = -50mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ Note 3 (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	3.85	-	V
62 to 69	Input Clamp Voltage (to V _{SS})	V _{IC1}	3022	4(f)	$\begin{split} I_{IN} & (\text{Under Test}) = -1.0\text{mA} \\ V_{DD} = \text{Open}, \ V_{SS} = 0\text{V} \\ \text{All Other Pins Open} \\ & (\text{Pins D/F 2-3-5-6-8-9-11-12}) \\ & (\text{Pins C 3-4-8-9-12-13-16-18}) \end{split}$	-0.1	- 1.5	V
70 to 77	Input Clamp Voltage (to V _{DD})	V _{IC2}	3022	4(f)	$\begin{split} &I_{IN} \text{ (Under Test)} = 1.0\text{mA} \\ &V_{DD} = 0\text{V}, \ V_{SS} = \text{Open} \\ &\text{All Other Pins Open} \\ &(\text{Pins D/F 2-3-5-6-8-9-11-12}) \\ &(\text{Pins C 3-4-8-9-12-13-16-18}) \end{split}$	0.1	1.5	V



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE

PATTERN				INP	UTS				1	OUTI	PUTS	;	PACKAGE	D.C. S	UPPLY
NO.	2 3	3 4	5 8	6 9	8 12	9 13	11 16	12 18	1 2	4 6	10 14	13 19	DIL, FP CCP	7 10	14 20
1	1	1	1	1	1	1	1	1		OP	EN			V _{ŞS}	V _{DD}
2	0	0	0	0	0	0	0	0		OP	EN				
3	н	0	0	0	0	0	0	0		OP	ΈN			↓ ↓	


NOTES

1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

2. Logic Level Definitions: For Patterns 1 to 2, $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$. For Pattern 3, $0 = V_{IL} = V_{SS}$, H = 3.4V

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.






FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL FIGURE

FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL






NOTES

1. Each output to be tested separately.


FIGURE 4(f) - INPUT CLAMP VOLTAGE



NOTES

1. Each output to be tested separately.

FIGURE 4(g) - INPUT CAPACITANCE



NOTES

1. Each input to be tested separately.

- 1. Each input to be tested separately.
- 2. f = 100 kHz to 1MHz.





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - PROPAGATION DELAY




- 1. Pulse Generator $V_P = 0V$ to V_{DD} , t_r and $t_f \le 6ns$, f = 1.0MHz minimum, 50% Duty Cycle, $Z_{OUT} = 50\Omega$.
- 2. C_L = 50pF ± 5% including scope, wiring and stray capacitance without package in test fixture, R_L = 500 Ω ± 5%.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - GROUND BOUNCE



- 1. Pulse Generator $V_P = 0V$ to 3.0V, t_r and $t_f \le 6.0$ ns, f = 1.0MHz, 50% Duty Cycle, $Z_{OUT} = 50\Omega$.
- 2. $C_L = 50 pF \pm 5\%$, $R_1 = 51\Omega \pm 5\%$, $R_2 = 450\Omega \pm 5\%$.
- 3. Oscilloscope $Z_{IN} = 50\Omega$, Bandwidth ≥ 1.0 GHz with memory capability.



TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 4	Quiescent Current 1	I _{DD1}	As per Table 2	As per Table 2	± 150	nA
5	Quiescent Current 2	I _{DD2}	As per Table 2	As per Table 2	±0.4	nA
6 to 13	Input Current Low Level	ľι∟	As per Table 2	As per Table 2	±20	nA
14 to 21	Input Current High Level	Iн	As per Table 2	As per Table 2	±20	nA
34 to 37	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	±0.04	V
54 to 57	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±0.2	V



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 2-3-5-6-8-9-11-12) (Pins C 3-4-8-9-12-13-16-18)	V _{IN}	V _{SS}	V
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	5.5(+ 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

NOTES

- **1.** Input Protection Resistor = $R1 = 1.0k\Omega$.
- 2. Output Load = $R2 = 10k\Omega$.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 2-3-5-6-8-9-11-12) (Pins C 3-4-8-9-12-13-16-18)	V _{IN}	V _{DD}	V
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	5.5(+ 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

- 1. Input Protection Resistor = $R1 = 1.0k\Omega$.
- 2. Output Load = $R_2 = 10k\Omega$.



• •

TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS


No.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT	
1	Ambient Temperature	T _{amb}	+ 125(+ 0 - 5)	°C	
2	Outputs - (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	V _{OUT}	V _{DD} /2	V	
3	Inputs - (Pins D/F 2-5-8-11) (Pins C 3-8-12-16)	V _{IN}	V _{SS}	V	
4	Inputs - (Pins D/F 3-6-9-12) (Pins C 4-9-13-18)	V _{IN}	V _{GEN}	Vac	
5	Pulse Voltage	V _{GEN}	V _{GEN} 0V to V _{DD}		
6	Pulse Frequency Square Wave	f	100k ± 10% 50 ± 15% Duty Cycle t _r = t _f ≤ 100ns	Hz	
7	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	5.5(+ 0 - 0.5)	V	
8	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	0	V	

NOTES

1. Input Protection Resistor = Output Load = 220Ω .




FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.





FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 19000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22±3 °C.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3 \text{ °C}$.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 <u>Conditions for High Temperature Storage Test</u>

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST LIMIT	CHANGE LIMITS	ABSOLUTE		UNIT	
100.		OTMBOL	TEST METHOD	CONDITIONS	(Δ) (NOTE 1)	MIN	MAX	UNIT
1	Functional Test 1	-	As per Table 2	As per Table 2	-	-	-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	-	-
3 to 4	Quiescent Current 1	I _{DD1}	As per Table 2	As per Table 2	±0.15	-	0.5	μА
5	Quiescent Current 2	I _{DD2}	As per Table 2	As per Table 2	±0.4	-	1.6	mA
6 to 13	Input Current Low Level	Ι _{ΙL}	As per Table 2	As per Table 2	±20	-	- 100	nA
14 to 21	Input Current High Level	liH	As per Table 2	As per Table 2	±20	-	100	nA
34 to 37	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	±0.04	-	0.4	V
54 to 57	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±0.2	4.7	-	V

NOTES

1. The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.





FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



NOTES

- 1. Pin numbers in parenthesis are for the chip carrier package.
- 2. Input Protection Resistor = $1.0k\Omega$.

TABLE 7 - ELECTRICAL	MEASUREMENTS DUR	ING AND ON
COMPLETION	OF IRRADIATION TEST	ING

No.	CHARACTERISTICS	SYMBOL	WAROL SPEC. AND/OR LEST LIMITS		ABSO	UNIT		
NO.	CHARACTERISTICS	STNDOL	TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	
1	Functional Test 1	-	As per Table 2	As per Table 2	-	-	-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	-	-
3 to 4	Quiescent Current 1	I _{DD1}	As per Table 2	As per Table 2	-	-	100	μΑ

....



APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR MOTOROLA (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.1(a)	Para. 5.5.2, Total Dose Irradiation Testing: Shall not be performed during qualification and maintenance of qualification.