INTEGRATED CIRCUITS, SILICON MONOLITHIC, ADVANCED CMOS 8-INPUT UNIVERSAL

SHIFT/STORAGE REGISTERS WITH COMMON

PARALLEL I/O PINS, DIRECT CLEAR

AND 3-STATE OUTPUTS,

BASED ON TYPE 54ACT299

ESCC Detail Specification No. 9306/057

ISSUE 1

October 2002

Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.

european space agency
agence spatiale européenne

Pages 1 to 45

INTEGRATED CIRCUITS, SILICON MONOLITHIC, ADVANCED CMOS 8-INPUT UNIVERSAL SHIFT/STORAGE REGISTERS WITH COMMON PARALLEL I/O PINS, DIRECT CLEAR AND 3-STATE OUTPUTS, BASED ON TYPE 54ACT299

ESA/SCC Detail Specification No. 9306/057

space components
coordination group

Issue/Rev.	Date	Approved by	
		SCCG Chairman	ESA Director General or his Deputy
Issue 1	October 1993	[signature]	[signature]

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference	CHANGE Item	Approved DCR No.

TABLE OF CONTENTS

		Page
1.	**GENERAL**	**5**
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input and Output Protection Networks	5
2.	**APPLICABLE DOCUMENTS**	**14**
3.	**TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS**	**14**
4.	**REQUIREMENTS**	**14**
4.1	General	14
4.2	Deviations from Generic Specification	14
4.2.1	Deviations from Special In-process Controls	14
4.2.2	Deviations from Final Production Tests	14
4.2.3	Deviations from Burn-in Tests	14
4.2.4	Deviations from Qualification Tests	14
4.2.5	Deviations from Lot Acceptance Tests	15
4.3	Mechanical Requirements	15
4.3.1	Dimension Check	15
4.3.2	Weight	15
4.4	Materials and Finishes	15
4.4.1	Case	15
4.4.2	Lead Material and Finish	15
4.5	Marking	15
4.5.1	General	15
4.5.2	Lead Identification	15
4.5.3	The SCC Component Number	16
4.5.4	Traceability Information	16
4.6	Electrical Measurements	16
4.6.1	Electrical Measurements at Room Temperature	16
4.6.2	Electrical Measurements at High and Low Temperatures	16
4.6.3	Circuits for Electrical Measurements	16
4.7	Burn-in Tests	16
4.7.1	Parameter Drift Values	16
4.7.2	Conditions for H.T.R.B. and Power Burn-in	16
4.7.3	Electrical Circuits for H.T.R.B. and Power Burn-in	16
4.8	Environmental and Endurance Tests	42
4.8.1	Electrical Measurements on Completion of Environmental Tests	42
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	42
4.8.3	Electrical Measurements on Completion of Endurance Tests	42
4.8.4	Conditions for Operating Life Tests	42
4.8.5	Electrical Circuits for Operating Life Tests	42
4.8.6	Conditions for High Temperature Storage Test	42

		Page
4.9	Total Dose Irradiation Testing	42
4.9.1	Application	42
4.9.2	Bias Conditions	42
4.9.3	Electrical Measurements	42

TABLES

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature - d.c. Parameters	17
	Electrical Measurements at Room Temperature - a.c. Parameters	21
3(a)	Electrical Measurements at High Temperature	24
3(b)	Electrical Measurements at Low Temperature	28
4	Parameter Drift Values	37
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	38
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	38
5(c)	Conditions for Power Burn-in and Operating Life Tests	39
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing	43
7	Electrical Measurements During and on Completion of Irradiation Testing	44

FIGURES

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	12
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	13
3(e)	Input and Output Protection Networks	13
4	Circuits for Electrical Measurements	32
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	40
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	40
5(c)	Electrical Circuit for Power Burn-in and Operating Life Tests	41
6	Bias Conditions for Irradiation Testing	44

APPENDICES (Applicable to specific Manufacturers only)

'A'	AGREED DEVIATIONS FOR MOTOROLA (F)	45

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, advanced CMOS 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins, Direct Clear and 3-State Outputs, based on Type 54ACT299. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 2 with a Minimum Critical Path Failure Voltage of 4000 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	D.I.L.	2(a)	G4
02	FLAT	2(b)	G4
03	CHIP CARRIER	2(c)	2
04	CHIP CARRIER	2(c)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V_{DD}	−0.5 to +6.0	V	Note 1
2	Input Voltage	V_{IN}	−0.5 to V_{DD} + 0.5	V	Notes 1, 2
3	Output Voltage	V_{OUT}	−0.5 to V_{DD} + 0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	P_D	1320	mW	Note 4
5	Supply Current	I_{DDop}	240	mA	
6	Operating Temperature Range	T_{op}	−55 to +125	°C	T_{amb}
7	Storage Temperature Range	T_{stg}	−65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T_{sol}	 +265 +245	 °C °C	 Note 5 Note 6

NOTES

1. Device is functional for $4.5V \leq V_{DD} \leq 5.5V$.
2. Input current limited to $I_{IC} = \pm 20mA$.
3. Output current limited to $I_{OUT} = \pm 50mA$.
4. The maximum device dissipation is determined by I_{DDop} max. (mA) × 5.5V.
5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - DUAL-IN-LINE PACKAGE, 20-PIN



SYMBOL	MILLIMETRES		NOTES
	MIN	MAX	
A	-	5.08	
b	0.35	0.56	8
b1	1.40	1.77	8
C	0.20	0.38	8
D	23.88	25.15	4
E	6.10	7.49	4
E1	7.62 TYPICAL		
e	2.54 TYPICAL		6, 9
L	3.10	4.31	8
Q	0.25	1.02	3
S	0.51	1.27	7
α	0°	15°	10

NOTES: See Page 10.

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - FLAT PACKAGE, 20-PIN



SYMBOL	MILLIMETRES		NOTES
	MIN	MAX	
A	1.52	2.16	
b	0.36	0.56	8
C	0.08	0.17	8
D	-	13.08	4
E	5.84	7.24	
E1	7.61 TYPICAL		4
e	1.27 TYPICAL		5, 9
L	5.84	9.14	8
L1	18.93	25.39	
Q	-	1.02	2
S	-	1.40	7

NOTES: See Page 10.

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - SQUARE CHIP CARRIER PACKAGE, 20 TERMINAL



SYMBOL	MILLIMETRES		NOTES
	MIN	MAX	
A	8.69	9.09	
B	7.80	9.09	
C	0.25	0.51	11
D	0.89	1.14	12
E	1.14	1.40	8
F	0.56	0.71	8
G	1.27 TYPICAL		5, 9
H	1.63	2.54	

NOTES: See Page 10.

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(c) INCLUSIVE

1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
2. Dimension Q shall be measured at the point of exit of the lead from the body.
3. The dimension shall be measured from the seating plane to the base plane.
4. The dimension allows for off-centre lids, meniscus and glass overrun.
5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
7. Applies to all 4 corners.
8. All leads or terminals.
9. 18 spaces for flat and dual-in-line packages.

   16 spaces for chip carrier packages.
10. Lead centreline when α is 0°.
11. Index corner only - 2 dimensions.
12. 3 non-index corners - 6 dimensions.

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE AND FLAT PACKAGE



TOP VIEW

CHIP CARRIER PACKAGE



TOP VIEW

FIGURE 3(b) - TRUTH TABLE

MODE	INPUTS								INPUTS/OUTPUTS								OUTPUTS	
	$\overline{\text{CLEAR}}$	FUNCTION SELECT		OUTPUT CONTROL		CLOCK	SERIAL		A/Q_A	B/Q_B	C/Q_C	D/Q_D	E/Q_E	F/Q_F	G/Q_G	H/Q_H	$Q_{A'}$	$Q_{H'}$
		S1	S0	$\overline{G}1(3)$	$\overline{G}2(3)$		SL	SR										
Clear	L	X	L	L	L	X	X	X	L	L	L	L	L	L	L	L	L	L
	L	L	X	L	L	X	X	X	L	L	L	L	L	L	L	L	L	L
	L	H	H	X	X	X	X	X	X	X	X	X	X	X	X	X	L	L
Hold	H	L	L	L	L	X	X	X	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}	Q_{E0}	Q_{F0}	Q_{G0}	Q_{H0}	Q_{A0}	Q_{H0}
	H	X	X	L	L	L	X	X	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}	Q_{E0}	Q_{F0}	Q_{G0}	Q_{H0}	Q_{A0}	Q_{H0}
Shift Right	H	L	H	L	L	↑	X	H	H	Q_{An}	Q_{Bn}	Q_{Cn}	Q_{Dn}	Q_{En}	Q_{Fn}	Q_{Gn}	H	Q_{Gn}
	H	L	H	L	L	↑	X	L	L	Q_{An}	Q_{Bn}	Q_{Cn}	Q_{Dn}	Q_{En}	Q_{Fn}	Q_{Gn}	L	Q_{Gn}
Shift Left	H	H	L	L	L	↑	H	X	Q_{Bn}	Q_{Cn}	Q_{Dn}	Q_{En}	Q_{Fn}	Q_{Gn}	Q_{Hn}	H	Q_{Bn}	H
	H	H	L	L	L	↑	L	X	Q_{Bn}	Q_{Cn}	Q_{Dn}	Q_{En}	Q_{Fn}	Q_{Gn}	Q_{Hn}	L	Q_{Bn}	L
Load	H	H	H	X	X	↑	X	X	a	b	c	d	e	f	g	h	a	h

NOTES

1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.
2. ↑ = Transition, Low to High.
3. When one or both output controls are high the 8 input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.
4. a ... h = The level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals.

FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

FIGURE 3(d) - FUNCTIONAL DIAGRAM



FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS



2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

(a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.

(b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} = Input Clamp Voltage.
I_{IC} = Input Clamp Diode Current.
V_{OLP} = Ground Bounce Outputs Low.
V_{OHV} = Ground Bounce Outputs High.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

(a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during qualification and maintenance of qualification.

(b) Para. 5.2.2, Total Dose Irradiation Testing: If specified in a Purchase Order, shall be performed during procurement on a lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

None.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 3.2 grammes for the dual-in-line package, 0.9 grammes for the flat package and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' or Type '4' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

(a) Lead Identification.

(b) The SCC Component Number.

(c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

930605701BF

Detail Specification Number — 9306057
Type Variant (see Table 1(a)) — 01
Testing Level (B or C, as applicable) — B
Total Dose Irradiation Level (if applicable) — F

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0-5)$ °C and $-55(+5-0)$ °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22 \pm 3$ °C. The parameter drift values (Δ), applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
						MIN	MAX	
1	Functional Test 1	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ $t_r = t_f < 50ns$ f = 10kHz (min.) Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ $t_r = t_f < 50ns$ f = 10kHz (min.) Note 1	-	-	-
3 to 5	Quiescent Current 1	I_{DD1}	3005	4(a)	$V_{IL} = 0V$, $V_{IH} = 5.5V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ All Outputs Open Note 2 (Pin 20)	-	1.0	μA
6	Quiescent Current 2	I_{DD2}	3005	4(a)	V_{IN} (S0) = 3.4V V_{IN} (Remaining Inputs) = 0V $V_{DD} = 5.5V$, $V_{SS} = 0V$ All Outputs Open Note 2 (Pin 20)	-	1.6	mA
7 to 14	Input Current Low Level	I_{IL}	3009	4(b)	V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 5.5V $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 1-2-3-9-11-12-18-19)	-	−100	nA
15 to 22	Input Current High Level	I_{IH}	3010	4(c)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 1-2-3-9-11-12-18-19)	-	100	nA

NOTES: See Page 23.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
						MIN	MAX	
23 to 32	Output Voltage Low Level 1	V_{OL1}	3007	4(d)	$V_{IN}(\overline{CLR},S0,\overline{G}1,\overline{G}2) = 0.8V$ $I_{OL} = 50\mu A$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	-	0.1	V
33 to 42	Output Voltage Low Level 2	V_{OL2}	3007	4(d)	$V_{IN}(\overline{CLR},S0,\overline{G}1,\overline{G}2) = 0.8V$ $I_{OL} = 50\mu A$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	-	0.1	V
43 to 52	Output Voltage Low Level 3	V_{OL3}	3007	4(d)	$V_{IN}(\overline{CLR},S0,\overline{G}1,\overline{G}2) = 0.8V$ $I_{OL} = 24mA$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	-	0.4	V
53 to 62	Output Voltage Low Level 4	V_{OL4}	3007	4(d)	$V_{IN}(\overline{CLR},S0,\overline{G}1,\overline{G}2) = 0.8V$ $I_{OL} = 24mA$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	-	0.4	V
63 to 72	Output Voltage Low Level 5	V_{OL5}	3007	4(d)	$V_{IN}(\overline{CLR},S0,\overline{G}1,\overline{G}2) = 0.8V$ $I_{OL} = 50mA$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ Note 3 (Pins 4-5-6-7-8-13-14-15-16-17)	-	1.65	V

NOTES: See Page 23.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
						MIN	MAX	
73 to 82	Output Voltage High Level 1	V_{OH1}	3006	4(e)	$V_{IN}(\overline{G}1,\overline{G}2) = 0.8V$ $I_{OH} = -50\mu A$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	4.4	-	V
83 to 92	Output Voltage High Level 2	V_{OH2}	3006	4(e)	$V_{IN}(\overline{G}1,\overline{G}2) = 0.8V$ $I_{OH} = -50\mu A$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	5.4	-	V
93 to 102	Output Voltage High Level 3	V_{OH3}	3006	4(e)	$V_{IN}(\overline{G}1,\overline{G}2) = 0.8V$ $I_{OH} = -24mA$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	3.7	-	V
103 to 112	Output Voltage High Level 4	V_{OH4}	3006	4(e)	$V_{IN}(\overline{G}1,\overline{G}2) = 0.8V$ $I_{OH} = -24mA$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	4.7	-	V
113 to 122	Output Voltage High Level 5	V_{OH5}	3006	4(e)	$V_{IN}(\overline{G}1,\overline{G}2) = 0.8V$ $I_{OH} = -50mA$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ Note 3 (Pins 4-5-6-7-8-13-14-15-16-17)	3.85	-	V

NOTES: See Page 23.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
						MIN	MAX	
123 to 138	Input Clamp Voltage (to V_{SS})	V_{IC1}	3022	4(f)	I_{IN} (Under Test) = −1.0mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins 1-2-3-4-5-6-7-9-11-12-13-14-15-16-18-19)	−0.4	−1.5	V
139 to 154	Input Clamp Voltage (to V_{DD})	V_{IC2}	3022	4(f)	I_{IN} (Under Test) = 1.0mA V_{DD} = 0V, V_{SS} = Open All Other Pins Open (Pins 1-2-3-4-5-6-7-9-11-12-13-14-15-16-18-19)	0.4	1.5	V
155 to 162	Output Leakage Current Third State (Low Level Applied)	I_{OZL}	3006	4(g)	$V_{IN}(\overline{G}1,\overline{G}2)$ = 5.5V V_{IN} (Remaining Inputs) = 0V V_{OUT} = 0V V_{DD} = 5.5V, V_{SS} = 0V Note 4 (Pins 4-5-6-7-13-14-15-16)	-	−0.5	μA
163 to 170	Output Leakage Current Third State (High Level Applied)	I_{OZH}	3006	4(g)	$V_{IN}(\overline{G}1,\overline{G}2)$ = 5.5V V_{IN} (Remaining Inputs) = 0V V_{OUT} = 5.5V V_{DD} = 5.5V, V_{SS} = 0V Note 4 (Pins 4-5-6-7-13-14-15-16)	-	0.5	μA

NOTES: See Page 23.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
						MIN	MAX	
171 to 178	Input Capacitance	C_{IN}	3012	4(h)	V_{IN} (Not Under Test) = 0V $V_{DD} = V_{SS} = 0V$ Note 5 (Pins 1-2-3-9-11-12-18-19)	-	8.0	pF
179	Propagation Delay Low to High 1 (CLK to Q_G)	t_{PLH1}	3003	4(i)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = 0V or 4.5V V_{DD} = 4.5V, V_{SS} = 0V Note 6 Pins 12 to 4	-	12.5	ns
180	Propagation Delay High to Low 1 (CLK to Q_G)	t_{PHL1}	3003	4(i)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = 0V or 4.5V V_{DD} = 4.5V, V_{SS} = 0V Note 6 Pins 12 to 4	-	15	ns
181	Propagation Delay Low to High 2 (CLK to $Q_{A'}$)	t_{PLH2}	3003	4(i)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = 0V or 4.5V V_{DD} = 4.5V, V_{SS} = 0V Note 6 Pins 12 to 8	-	12.5	ns
182	Propagation Delay High to Low 2 (CLK to $Q_{A'}$)	t_{PHL2}	3003	4(i)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = 0V or 4.5V V_{DD} = 4.5V, V_{SS} = 0V Note 6 Pins 12 to 8	-	13.5	ns
183	Propagation Delay High to Low 3 ($\overline{CLR}$ to Q_H)	t_{PHL3}	3003	4(i)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = 0V or 4.5V V_{DD} = 4.5V, V_{SS} = 0V Note 6 Pins 9 to 16	-	14.5	ns

NOTES: See Page 23.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
						MIN	MAX	
184	Propagation Delay High to Low 4 ($\overline{CLR}$ to $Q_{H'}$)	t_{PHL4}	3003	4(i)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = 0V or 4.5V V_{DD} = 4.5V, V_{SS} = 0V Note 6 Pins 9 to 17	-	15	ns
185 to 186	Output Enable Time High Impedance to Low Output ($\overline{G}1$ to Q_H) ($\overline{G}2$ to Q_H)	t_{PZL}	3003	4(i)	V_{IN} ($\overline{G}1$ or $\overline{G}2$) = Pulse Generator V_{IN} (Remaining Inputs) = 0V or 4.5V V_{DD} = 4.5V, V_{SS} = 0V Note 6 Pins 2 to 16 3 to 16	-	12	ns
187 to 188	Output Enable Time High Impedance to High Output ($\overline{G}1$ to Q_H) ($\overline{G}2$ to Q_H)	t_{PZH}	3003	4(i)	V_{IN} ($\overline{G}1$ or $\overline{G}2$) = Pulse Generator V_{IN} (Remaining Inputs) = 0V or 4.5V V_{DD} = 4.5V, V_{SS} = 0V Note 6 Pins 2 to 16 3 to 16	-	12	ns
189 to 190	Output Disable Time Low Output to High Impedance ($\overline{G}1$ to Q_H) ($\overline{G}2$ to Q_H)	t_{PLZ}	3003	4(i)	V_{IN} ($\overline{G}1$ or $\overline{G}2$) = Pulse Generator V_{IN} (Remaining Inputs) = 0V or 4.5V V_{DD} = 4.5V, V_{SS} = 0V Note 6 Pins 2 to 16 3 to 16	-	11.5	ns
191 to 192	Output Disable Time High Output to High Impedance ($\overline{G}1$ to Q_H) ($\overline{G}2$ to Q_H)	t_{PHZ}	3003	4(i)	V_{IN} ($\overline{G}1$ or $\overline{G}2$) = Pulse Generator V_{IN} (Remaining Inputs) = 0V or 4.5V V_{DD} = 4.5V, V_{SS} = 0V Note 6 Pins 2 to 16 3 to 16	-	12.5	ns

NOTES: See Page 23.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
						MIN	MAX	
193	Maximum Clock Frequency	$f_{(CL)}$	-	4(i)	Clock = Pulse Generator V_{DD} = 4.5V, V_{SS} = 0V Notes 7 and 8 (Pin 12)	120	-	MHz
194	Ground Bounce Output Low (High to Low)	$V_{OLP(H-L)}$	-	4(j)	V_{IN} (CLOCK) = Pulse Generator 1 V_{IN} (S0, $\overline{CLR}$) = 3.0V V_{IN} ($\overline{G}$1, $\overline{G}$2, SL, S1) = 0V V_{IN} (SR) = Pulse Generator 2 V_{DD} = 5.5V, V_{SS} = 0V Note 9 (Pin 17)	-	1.5	V
195	Ground Bounce Output High (Low to High)	$V_{OHV(L-H)}$	-	4(j)	V_{IN} (CLOCK) = Pulse Generator 1 V_{IN} (S0, $\overline{CLR}$) = 3.0V V_{IN} ($\overline{G}$1, $\overline{G}$2, SL, S1) = 0V V_{IN} (SR) = Pulse Generator 2 V_{DD} = 5.5V, V_{SS} = 0V Note 9 (Pin 17)	-	1.5	V

NOTES

1. Maximum time to output comparator strobe 30µs.
2. Test each appropriate pattern of Figure 4(a).
3. No more than one output shall be measured at a time and the duration of the test shall not exceed 2.0ms.
4. The parameters include the input currents I_{IL} and I_{IH}.
5. Guaranteed but not tested.
6. Measurements shall be performed on 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.
7. Measurements shall be performed on a sample basis, LTPD 7 or lower (see Annexe I of ESA/SCC 9000).
8. A pulse, having the following conditions, shall be applied to the clock input: V_P = 0V to V_{DD} Vdc. Maximum clock frequency $f_{(CL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.
9. Hand test on 5 samples to be performed during Qualification and Extension of Qualification only.

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
						MIN	MAX	
1	Functional Test 1	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ $t_r = t_f < 50ns$ f = 10kHz (min.) Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ $t_r = t_f < 50ns$ f = 10kHz (min.) Note 1	-	-	-
3 to 5	Quiescent Current 1	I_{DD1}	3005	4(a)	$V_{IL} = 0V$, $V_{IH} = 5.5V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ All Outputs Open Note 2 (Pin 20)	-	20	μA
6	Quiescent Current 2	I_{DD2}	3005	4(a)	V_{IN} (S0) = 3.4V V_{IN} (Remaining Inputs) = 0V $V_{DD} = 5.5V$, $V_{SS} = 0V$ All Outputs Open Note 2 (Pin 20)	-	1.6	mA
7 to 14	Input Current Low Level	I_{IL}	3009	4(b)	V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 5.5V $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 1-2-3-9-11-12-18-19)	-	−1.0	μA
15 to 22	Input Current High Level	I_{IH}	3010	4(c)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 1-2-3-9-11-12-18-19)	-	1.0	μA

NOTES: See Page 23.

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
						MIN	MAX	
23 to 32	Output Voltage Low Level 1	V_{OL1}	3007	4(d)	$V_{IN}(\overline{CLR},S0,\overline{G}1,\overline{G}2) = 0.8V$ $I_{OL} = 50\mu A$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	-	0.1	V
33 to 42	Output Voltage Low Level 2	V_{OL2}	3007	4(d)	$V_{IN}(\overline{CLR},S0,\overline{G}1,\overline{G}2) = 0.8V$ $I_{OL} = 50\mu A$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	-	0.1	V
43 to 52	Output Voltage Low Level 3	V_{OL3}	3007	4(d)	$V_{IN}(\overline{CLR},S0,\overline{G}1,\overline{G}2) = 0.8V$ $I_{OL} = 24mA$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	-	0.5	V
53 to 62	Output Voltage Low Level 4	V_{OL4}	3007	4(d)	$V_{IN}(\overline{CLR},S0,\overline{G}1,\overline{G}2) = 0.8V$ $I_{OL} = 24mA$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	-	0.5	V
63 to 72	Output Voltage Low Level 5	V_{OL5}	3007	4(d)	$V_{IN}(\overline{CLR},S0,\overline{G}1,\overline{G}2) = 0.8V$ $I_{OL} = 50mA$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ Note 3 (Pins 4-5-6-7-8-13-14-15-16-17)	-	1.65	V

NOTES: See Page 23.

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
						MIN	MAX	
73 to 82	Output Voltage High Level 1	V_{OH1}	3006	4(e)	$V_{IN}(\overline{G}1,\overline{G}2) = 0.8V$ $I_{OH} = -50\mu A$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	4.4	-	V
83 to 92	Output Voltage High Level 2	V_{OH2}	3006	4(e)	$V_{IN}(\overline{G}1,\overline{G}2) = 0.8V$ $I_{OH} = -50\mu A$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	5.4	-	V
93 to 102	Output Voltage High Level 3	V_{OH3}	3006	4(e)	$V_{IN}(\overline{G}1,\overline{G}2) = 0.8V$ $I_{OH} = -24mA$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	3.7	-	V
103 to 112	Output Voltage High Level 4	V_{OH4}	3006	4(e)	$V_{IN}(\overline{G}1,\overline{G}2) = 0.8V$ $I_{OH} = -24mA$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	4.7	-	V
113 to 122	Output Voltage High Level 5	V_{OH5}	3006	4(e)	$V_{IN}(\overline{G}1,\overline{G}2) = 0.8V$ $I_{OH} = -50mA$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ Note 3 (Pins 4-5-6-7-8-13-14-15-16-17)	3.85	-	V

NOTES: See Page 23.

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
						MIN	MAX	
123 to 138	Input Clamp Voltage (to V_{SS})	V_{IC1}	3022	4(f)	I_{IN} (Under Test) = −1.0mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins 1-2-3-4-5-6-7-9-11-12-13-14-15-16-18-19)	−0.1	−1.5	V
139 to 154	Input Clamp Voltage (to V_{DD})	V_{IC2}	3022	4(f)	I_{IN} (Under Test) = 1.0mA V_{DD} = 0V, V_{SS} = Open All Other Pins Open (Pins 1-2-3-4-5-6-7-9-11-12-13-14-15-16-18-19)	0.1	1.5	V
155 to 162	Output Leakage Current Third State (Low Level Applied)	I_{OZL}	3006	4(g)	$V_{IN}(\overline{G}1,\overline{G}2)$ = 5.5V V_{IN} (Remaining Inputs) = 0V V_{OUT} = 0V V_{DD} = 5.5V, V_{SS} = 0V Note 4 (Pins 4-5-6-7-13-14-15-16)	-	−10	μA
163 to 170	Output Leakage Current Third State (High Level Applied)	I_{OZH}	3006	4(g)	$V_{IN}(\overline{G}1,\overline{G}2)$ = 5.5V V_{IN} (Remaining Inputs) = 0V V_{OUT} = 5.5V V_{DD} = 5.5V, V_{SS} = 0V Note 4 (Pins 4-5-6-7-13-14-15-16)	-	10	μA

NOTES: See Page 23.

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
						MIN	MAX	
1	Functional Test 1	-	-	3(b)	Verify Truth Table with Load. $V_{IL}=0.8V$, $V_{IH}=2.0V$ $I_{OL}=1.0mA$, $I_{OH}=-1.0mA$ $V_{DD}=4.5V$, $V_{SS}=0V$ $t_r=t_f<50ns$ f = 10kHz (min.) Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table with Load. $V_{IL}=0.8V$, $V_{IH}=2.0V$ $I_{OL}=1.0mA$, $I_{OH}=-1.0mA$ $V_{DD}=5.5V$, $V_{SS}=0V$ $t_r = t_f < 50ns$ f = 10kHz (min.) Note 1	-	-	-
3 to 5	Quiescent Current 1	I_{DD1}	3005	4(a)	$V_{IL}=0V$, $V_{IH}=5.5V$ $V_{DD}=5.5V$, $V_{SS}=0V$ All Outputs Open Note 2 (Pin 20)	-	1.0	μA
6	Quiescent Current 2	I_{DD2}	3005	4(a)	V_{IN} (S0) = 3.4V V_{IN} (Remaining Inputs) = 0V $V_{DD}=5.5V$, $V_{SS}=0V$ All Outputs Open Note 2 (Pin 20)	-	1.6	mA
7 to 14	Input Current Low Level	I_{IL}	3009	4(b)	V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 5.5V $V_{DD}=5.5V$, $V_{SS}=0V$ (Pins 1-2-3-9-11-12-18-19)	-	−100	nA
15 to 22	Input Current High Level	I_{IH}	3010	4(c)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V $V_{DD}=5.5V$, $V_{SS}=0V$ (Pins 1-2-3-9-11-12-18-19)	-	100	nA

NOTES: See Page 23.

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
						MIN	MAX	
23 to 32	Output Voltage Low Level 1	V_{OL1}	3007	4(d)	$V_{IN}(\overline{CLR}, S0, \overline{G}1, \overline{G}2) = 0.8V$ $I_{OL} = 50\mu A$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	-	0.1	V
33 to 42	Output Voltage Low Level 2	V_{OL2}	3007	4(d)	$V_{IN}(\overline{CLR}, S0, \overline{G}1, \overline{G}2) = 0.8V$ $I_{OL} = 50\mu A$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	-	0.1	V
43 to 52	Output Voltage Low Level 3	V_{OL3}	3007	4(d)	$V_{IN}(\overline{CLR}, S0, \overline{G}1, \overline{G}2) = 0.8V$ $I_{OL} = 24mA$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	-	0.4	V
53 to 62	Output Voltage Low Level 4	V_{OL4}	3007	4(d)	$V_{IN}(\overline{CLR}, S0, \overline{G}1, \overline{G}2) = 0.8V$ $I_{OL} = 24mA$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	-	0.4	V
63 to 72	Output Voltage Low Level 5	V_{OL5}	3007	4(d)	$V_{IN}(\overline{CLR}, S0, \overline{G}1, \overline{G}2) = 0.8V$ $I_{OL} = 50mA$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ Note 3 (Pins 4-5-6-7-8-13-14-15-16-17)	-	1.65	V

NOTES: See Page 23.

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
						MIN	MAX	
73 to 82	Output Voltage High Level 1	V_{OH1}	3006	4(e)	$V_{IN}(\overline{G}1,\overline{G}2) = 0.8V$ $I_{OH} = -50\mu A$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	4.4	-	V
83 to 92	Output Voltage High Level 2	V_{OH2}	3006	4(e)	$V_{IN}(\overline{G}1,\overline{G}2) = 0.8V$ $I_{OH} = -50\mu A$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	5.4	-	V
93 to 102	Output Voltage High Level 3	V_{OH3}	3006	4(e)	$V_{IN}(\overline{G}1,\overline{G}2) = 0.8V$ $I_{OH} = -24mA$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	3.7	-	V
103 to 112	Output Voltage High Level 4	V_{OH4}	3006	4(e)	$V_{IN}(\overline{G}1,\overline{G}2) = 0.8V$ $I_{OH} = -24mA$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 4-5-6-7-8-13-14-15-16-17)	4.7	-	V
113 to 122	Output Voltage High Level 5	V_{OH5}	3006	4(e)	$V_{IN}(\overline{G}1,\overline{G}2) = 0.8V$ $I_{OH} = -50mA$ All Other Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ Note 3 (Pins 4-5-6-7-8-13-14-15-16-17)	3.85	-	V

NOTES: See Page 23.

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
						MIN	MAX	
123 to 138	Input Clamp Voltage (to V_{SS})	V_{IC1}	3022	4(f)	I_{IN} (Under Test) = −1.0mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins 1-2-3-4-5-6-7-9-11-12-13-14-15-16-18-19)	−0.1	−1.5	V
139 to 154	Input Clamp Voltage (to V_{DD})	V_{IC2}	3022	4(f)	I_{IN} (Under Test) = 1.0mA V_{DD} = 0V, V_{SS} = Open All Other Pins Open (Pins 1-2-3-4-5-6-7-9-11-12-13-14-15-16-18-19)	0.1	1.5	V
155 to 162	Output Leakage Current Third State (Low Level Applied)	I_{OZL}	3006	4(g)	$V_{IN}(\overline{G}1,\overline{G}2)$ = 5.5V V_{IN} (Remaining Inputs) = 0V V_{OUT} = 0V V_{DD} = 5.5V, V_{SS} = 0V Note 4 (Pins 4-5-6-7-13-14-15-16)	-	−0.5	µA
163 to 170	Output Leakage Current Third State (High Level Applied)	I_{OZH}	3006	4(g)	$V_{IN}(\overline{G}1,\overline{G}2)$ = 5.5V V_{IN} (Remaining Inputs) = 0V V_{OUT} = 5.5V V_{DD} = 5.5V, V_{SS} = 0V Note 4 (Pins 4-5-6-7-13-14-15-16)	-	0.5	µA

NOTES: See Page 23.

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE

PATTERN NO.	INPUTS								INPUTS/OUTPUTS								OUTPUTS	DC SUPPLY	
	1	2	3	9	11	12	18	19	4	5	6	7	13	14	15	16	8 17	10	20
1	1	0	0	1	0	↑	0	1	1	1	1	1	1	1	1	1	OPEN	V_{SS}	V_{DD}
2	0	0	0	0	0	0	0	1									OPEN	↓	↓
3	1	1	1	1	1	↑	1	0	1	1	1	1	1	1	1	1	OPEN	↓	↓
4	H	0	0	0	0	0	0	0									OPEN	↓	↓

NOTES
1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
2. Logic Level Definitions: For Patterns 1 to 3, $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, ↑ = Transition Low to High.
   For Pattern 4, $0 = V_{IL} = V_{SS}$, H = 3.4V.

FIGURE 4(b) - INPUT CURRENT LOW LEVEL



NOTES
1. Each input to be tested separately.

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



NOTES
1. Each input to be tested separately.

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL



NOTES

1. $V_{IN} = V_{IL}$ (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OL}.
2. Each output to be tested separately.

FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL



NOTES

1. $V_{IN} = V_{IL}$ (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OH}.
2. Each output to be tested separately.

FIGURE 4(f) - INPUT CLAMP VOLTAGE



NOTES

1. Each input to be tested separately.

FIGURE 4(g) - OUTPUT LEAKAGE CURRENT THIRD STATE



NOTES

1. Each output to be tested separately.

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - INPUT CAPACITANCE



NOTES

1. Each input to be tested separately.
2. f = 100kHz to 1MHz.

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - PROPAGATION DELAY



PARAMETER	S
t_{PZH}, t_{PHZ}	Ground
t_{PZL}, t_{PLZ}	$2 \times V_{DD}$
t_{PLH}, t_{PHL}	Open

VOLTAGE WAVEFORMS

CLOCK
t_r t_f 90% 50% 10% V_{DD} V_{SS}
t_w
$1/f_{max}$
t_{PLH} t_{PHL}
Q_A', Q_H', Q_A-Q_H

CLR
t_w 50% V_{DD} V_{SS}
t_{PHL}
Q_A', Q_H', Q_A-Q_H 50%
t_{rec}
CLOCK 50% V_{DD} V_{SS}

G1 OR G2
50% V_{DD} V_{SS}
t_{PZL} t_{PLZ} V_{OH}
50% 10% V_{OL}
Q_A-Q_H
t_{PZH} t_{PHZ} V_{OH}
90% 50% V_{OL}

S0 OR S1 V_{DD} V_{SS}
S1 OR S0 50% V_{DD} V_{SS}
t_{PZL} t_{PLZ} V_{OH}
50% 10% V_{OL}
Q_A-Q_H
t_{PZH} t_{PHZ} V_{OH}
90% 50% V_{OL}

NOTES

1. Pulse Generator: $V_p = 0V$ to V_{DD}, t_r and $t_f \leq 6ns$, $f = 1.0MHz$ minimum, 50% Duty Cycle, $Z_{OUT} = 50\Omega$.
2. $C_L = 50pF \pm 5\%$ including scope, wiring and stray capacitance without package in test fixture, $R_L = 500\Omega \pm 5\%$.

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - GROUND BOUNCE



VOLTAGE WAVEFORMS



NOTES

1. Pulse Generator - $V_{P1} = V_{P2} = 0V$ to 3.0V, t_r and $t_f \leq 6.0ns$, f = 1.0MHz, 50% Duty Cycle, $Z_{OUT} = 50\Omega$.
2. $C_L = 50pF \pm 5\%$, $R1 = 51\Omega \pm 5\%$, $R2 = 450\Omega \pm 5\%$.
3. Oscilloscope - $Z_{IN} = 50\Omega$, Bandwidth $\geq$ 1.0GHz with memory capability.

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 5	Quiescent Current 1	I_{DD1}	As per Table 2	As per Table 2	±300	nA
6	Quiescent Current 2	I_{DD2}	As per Table 2	As per Table 2	±0.4	mA
7 to 14	Input Current Low Level	I_{IL}	As per Table 2	As per Table 2	±20	nA
15 to 22	Input Current High Level	I_{IH}	As per Table 2	As per Table 2	±20	nA
53 to 62	Output Voltage Low Level 4	V_{OL4}	As per Table 2	As per Table 2	±0.04	V
103 to 112	Output Voltage High Level 4	V_{OH4}	As per Table 2	As per Table 2	±0.2	V

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T_{amb}	+125(+0−5)	°C
2	Outputs - (Pins 4-5-6-7-8-13-14-15-16-17)	V_{OUT}	Open	-
3	Inputs - (Pins 1-2-3-9-11-12-18-19)	V_{IN}	V_{SS}	V
4	Positive Supply Voltage (Pin 20)	V_{DD}	5.5(+0−0.5)	V
5	Negative Supply Voltage (Pin 10)	V_{SS}	0	V
6	Duration	t	72	Hours

NOTES

1. Input Protection Resistor = R1 = 1.0kΩ.
2. Output Load = R2 = 10kΩ.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T_{amb}	+125(+0−5)	°C
2	Outputs - (Pins 4-5-6-7-8-13-14-15-16-17)	V_{OUT}	Open	-
3	Inputs - (Pins 1-2-3-9-11-12-18-19)	V_{IN}	V_{DD}	V
4	Positive Supply Voltage (Pin 20)	V_{DD}	5.5(+0−0.5)	V
5	Negative Supply Voltage (Pin 10)	V_{SS}	0	V
6	Duration	t	72	Hours

NOTES

1. Input Protection Resistor = R1 = 1.0kΩ.
2. Output Load = R2 = 10kΩ.

TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T_{amb}	+125(+0−5)	°C
2	Outputs - (Pins 4-5-6-7-8-13-14-15-16-17)	V_{OUT}	$V_{DD/2}$	V
3	Inputs - (Pins 1-9)	V_{IN}	V_{DD}	Vac
4	Inputs - (Pins 2-3-18-19)	V_{IN}	V_{SS}	V
5	Input - (Pin 12)	V_{IN}	V_{GEN1}	Vac
6	Input - (Pin 11)	V_{IN}	V_{GEN2}	Vac
7	Pulse Voltage	V_{GEN}	0V to V_{DD}	Vac
8	Pulse Frequency Square Wave	f_{GEN1} f_{GEN2}	100k ± 10% 50k ± 10% 50 ± 15% Duty Cycle $t_r = t_f < 100ns$	Hz
9	Positive Supply Voltage (Pin 20)	V_{DD}	5.5(+0−0.5)	V
10	Negative Supply Voltage (Pin 10)	V_{SS}	0	V

NOTES

1. Input Protection Resistor = Output Load = 220Ω.

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS

V_{GEN1} V_{GEN2}

V_{DD}

20 19 18 17 16 15 14 13 12 11

54ACT299

$V_{DD/2}$

1 2 3 4 5 6 7 8 9 10

4.8 ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 Electrical Measurements

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ) NOTE 1	ABSOLUTE		UNIT
						MIN	MAX	
1	Functional Test 1	-	As per Table 2	As per Table 2	-	-	-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	-	-
3 to 5	Quiescent Current 1	I_{DD1}	As per Table 2	As per Table 2	±0.3	-	1.0	µA
6	Quiescent Current 2	I_{DD2}	As per Table 2	As per Table 2	±0.4	-	1.6	mA
7 to 14	Input Current Low Level	I_{IL}	As per Table 2	As per Table 2	±20	-	−100	nA
15 to 22	Input Current High Level	I_{IH}	As per Table 2	As per Table 2	±20	-	100	nA
53 to 62	Output Voltage Low Level 4	V_{OL4}	As per Table 2	As per Table 2	±0.04	-	0.4	V
103 to 112	Output Voltage High Level 4	V_{OH4}	As per Table 2	As per Table 2	±0.2	4.7	-	V
155 to 162	Output Leakage Current Third State (Low Level Applied)	I_{OZL}	As per Table 2	As per Table 2	±0.2	−	−0.5	µA
163 to 170	Output Leakage Current Third State (High Level Applied)	I_{OZH}	As per Table 2	As per Table 2	±0.2	−	0.5	µA

NOTES

1. The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.

FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



NOTES
1. Input Protection Resistor = 1.0kΩ.

TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	ABSOLUTE		UNIT
						MIN	MAX	
1	Functional Test 1	-	As per Table 2	As per Table 2	-	-	-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	-	-
3 to 5	Quiescent Current 1	I_{DD1}	As per Table 2	As per Table 2	-	-	100	µA

APPENDIX 'A'

AGREED DEVIATIONS FOR MOTOROLA (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.1(a)	Para. 5.2.2, Total Dose Irradiation Testing: Shall not be performed during qualification and maintenance of qualification.