

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

ADVANCED CMOS QUAD BUS BUFFERS

WITH 3-STATE OUTPUTS,

BASED ON TYPE 54AC125

ESCC Detail Specification No. 9401/061

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 44

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

ADVANCED CMOS QUAD BUS BUFFERS

WITH 3-STATE OUTPUTS,

BASED ON TYPE 54AC125

ESA/SCC Detail Specification No. 9401/061

space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 1	October 1993	Tomoments -	+ lab



.

ı.

. ...

No. 9401/061

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.

	see!			PAGE	3
All and a		ESA/SCC Detail Specification		ISSUE	1
	¥	No. 9401/061		1000E	•
	*				
		TABLE OF CONTENTS			Page
1.	<u>GENERAL</u>				<u>raye</u> 5
4 4	Scope				r
1.1 1.2	Component Type Varian	nts			5 5
1.2	Maximum Ratings				5
1.4	Parameter Derating Info	rmation			5
1.4	Physical Dimensions				5
1.6	Pin Assignment				5
1.7	Truth Table				5
1.8	Circuit Schematic				5
1.9	Functional Diagram				5
1.10	Handling Precautions				5
1.11	Input and Output Protect	ction Networks			5
2.	APPLICABLE DOCUM	ENTS			13
3.	·····	S, ABBREVIATIONS, SYMBOLS AND U	INITS		13
		AND (<u></u>		
4.	REQUIREMENTS				13
4.1	General				13
4.2	Deviations from Generic				13
4.2.1	Deviations from Special				13
4.2.2	Deviations from Final Pr	roduction Tests			13
4.2.3	Deviations from Burn-in				13
4.2.4	Deviations from Qualific				13
4.2.5	Deviations from Lot Acc				14
4.3	Mechanical Requiremen	ILS			14
4.3.1	Dimension Check				14
4.3.2	Weight Motoriola and Finishee				14
4.4	Materials and Finishes				14
4.4.1	Case	、			14 14
4.4.2	Lead Material and Finish	11			14 14
4.5	Marking General				14
4.5.1	General				14 14
4.5.2	Lead Identification	lumber			14 15
4.5.3 4.5.4	The SCC Component N				15 15
4.5.4 4.6	Traceability Information				15 15
4.6 4.6 1	Electrical Measurements			-	15 15
4.6.1 4.6.2	Electrical Measurements				15 15
4.6.2 4.6.3	Electrical Measurements Circuits for Electrical Me	s at High and Low Temperatures			15 15
4.6.3 4.7	Burn-in Tests				15 15
4.7	Burn-in Tests Parameter Drift Values				15 15
4.7.1	Conditions for H.T.R.B.	and Power Burn-in			15 15
4.7.2 4.7.3		and Power Burn-In .T.R.B. and Power Burn-in			15 15
4.7.3 4.8	Electrical Circuits for H. Environmental and End				15 41
4.8 4.8.1		surance Tests so on Completion of Environmental Tests			41 41
4.8.1 4.8.2		s on Completion of Environmental Tests s at Intermediate Points during Endurance	e Tests		41
4.8.2 4.8.3		s at intermediate Points during Endurance s on Completion of Endurance Tests			41
4.8.3 4.8.4	Conditions for Operating	•			41
4.8.4 4.8.5	Electrical Circuits for Operating				41
4.8.6	Conditions for High Terr				41
		-			

	<u>See</u>	ESA/SCC Detail Specification No. 9401/061	PAGE 4 ISSUE 1
4.9 4.9.1 4.9.2 4.9.3	Total Dose Irradiation T Application Bias Conditions Electrical Measurement		<u>Page</u> 41 41 41 41
TABLE	<u>s</u>		

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature - d.c. Parameters	16
	Electrical Measurements at Room Temperature - a.c. Parameters	21
3(a)	Electrical Measurements at High Temperature	23
3(b)	Electrical Measurements at Low Temperature	27
4	Parameter Drift Values	36
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	37
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	37
5(c)	Conditions for Power Burn-in and Operating Life Tests	38
6	Electrical Measurements on Completion of Environmental Tests and	42
	at Intermediate Points and on Completion of Endurance Testing	
7	Electrical Measurements During and on Completion of Irradiation Testing	43

FIGURES

1

•

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	11
3(c)	Circuit Schematic	12
3(d)	Functional Diagram	12
3(e)	Input and Output Protection Networks	12
4	Circuits for Electrical Measurements	31
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	39
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	39
5(c)	Electrical Circuit for Power Burn-in and Operating Life Tests	40
6	Bias Conditions for Irradiation Testing	43
	-	

APP	ENDICES	(Applicable to	specific Manufacturers of	only)

'A' AGREED DEVIATIONS FOR MOTOROLA (F)

44



5

1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, advanced CMOS Quad Bus Buffer, with 3-State Outputs, based on Type 54AC125. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 <u>TRUTH TABLE</u>

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 4000 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	D.I.L.	2(a)	G4
02	FLAT	2(b)	G4
03	CHIP CARRIER	2(c)	2
04	CHIP CARRIER	2(c)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +6.0	V	Note 1
2	Input Voltage	V _{IN}	- 0.5 to V _{DD} + 0.5	V	Notes 1, 2
3	Output Voltage	V _{OUT}	-0.5 to V _{DD} +0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	P _D	528	mW	Note 4
5	Supply Current	I _{DDop}	96	mA	
6	Operating Temperature Range	Т _{ор}	- 55 to + 125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	- 65 to + 150	°C	
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional for $3.0V \le V_{DD} \le 5.5V$.
- 2. Input current limited to $I_{IC} = \pm 20$ mA.
- 3. Output current limited to $I_{OUT} = \pm 50$ mA.
- 4. The maximum device dissipation is determined by I_{DDop} max. (mA) × 5.5V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.





FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - DUAL-IN-LINE PACKAGE, 14-PIN




SYMBOL	MILLIMETRES		NOTES
STWIDOL	MIN	MAX	NOTE5
A	-	5.08	
b	0.35	0.56	8
b1	1.40	1.77	8
С	0.20	0.38	8.
D	19.05	19.94	4
E	6.10	7.49	4
E1	7.62 T)	7.62 TYPICAL	
е	2.54 T	/PICAL	6, 9
L	3.10	4.31	8
Q	0.25	1.02	3
S	1.54	2.40	7
a	0°	15°	10




FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - FLAT PACKAGE, 14-PIN



SYMBOL	MILLIMETRES		NOTES
STWDUL	MIN	MAX	NOTES
A	1.52	2.16	
b	0.36	0.56	8
C	0.08	0.17	8
D	9.42	9.90	4
E	5.84	7.24	
E1	7.00 T	YPICAL	4
е	1.27 T	YPICAL	5, 9
L	5.84	9.14	8
L1	18.93	25.39	
Q	-	1.02	2
S	-	1.40	7



1 mr


.


,



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - SQUARE CHIP CARRIER PACKAGE, 20-TERMINAL





SYMBOL	MILLIMETRES		NOTES
OTMBOL	MIN	MAX	NOTES
А	8.69	9.09	
В	7.80	9.09	
С	0.25	0.51	11
D	0.89	1.14	12
E	1.14	1.40	8
F.	0.56	0.71	8
G	1.27 TYPICAL		5, 9
Н	1.63	2.54	



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(c) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25 mm of it's true longitudinal position relative to Pin 1 and the highest pin number.

7. Applies to all 4 corners.

- 8. All leads or terminals.
- 9. 12 spaces for flat and dual-in-line packages.

16 spaces for chip carrier packages.

- 10. Lead centreline when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.





FIGURE 3(a) - PIN ASSIGNMENT



TOP VIEW

TOP VIEW

FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND DUAL-IN-LINÉ PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14
CHIP CARRIER PIN OUTS	2	3	4	6	8	9	10	12	13	14	16	18	19	20

FIGURE 3(b) - TRUTH TABLE (EACH BUFFER)

INP	UTS	OUTPUT
G	А	Y
L	н	Н
L	L	L
н	х	Z

NOTES


1. Logic Level Definitions: L = Low Level, H = High Level, Z = High Impedance, X = Irrelevant.



FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.


FIGURE 3(d) - FUNCTIONAL DIAGRAM



NOTES

1. Pin numbers shown are for DIP and FP.

FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS





2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

V_{IC} = Input Clamp Voltage.

- I_{IC} = Input Clamp Diode Current.
- V_{OLP} = Ground Bounce Outputs Low.
- V_{OHV} = Ground Bounce Outputs High.

4. **REQUIREMENTS**

4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 Deviations from Special In-process Controls
 - (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during qualification and maintenance of qualification.
 - (b) Para. 5.2.2, Total Dose Irradiation Testing: If specified in a Purchase Order, shall be performed during procurement on a lot acceptance basis at the total dose irradiation level specified in the Purchase Order.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u> None.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.



4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat package and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' or Type '4' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 <u>MARKING</u>

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows: <u>940106101BF</u>

Detail Specification Number		
Type Variant (see Table 1(a))		
Testing Level (B or C, as applicable)	 L	
Total Dose Irradiation Level (if applicable)	 	

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125 (+0.5)$ °C and -55 (+5.0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	UNANAU I ENIS 1103	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test-1	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.45V$, $V_{IH} = 2.5V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 3.0V$, $V_{SS} = 0V$ $t_r = t_f < 100ns$ f = 10kHz (min) Note 1	-		
2	Functional Test 2	_	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.6V$, $V_{IH} = 3.7V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ $t_r = t_f < 50ns$ f = 10kHz (min) Note 1	-		
3	Functional Test 3	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 1.0V, V_{IH} = 4.5V$ $I_{OL} = 1.0mA, I_{OH} = -1.0mA$ $V_{DD} = 5.5V, V_{SS} = 0V$ $t_r = t_f < 50ns$ f = 10kHz (min) Note 1	-		-
4 to 5	Quiescent Current	I _{DD}	3005	4(a)	$V_{IL} = 0V, V_{IH} = 5.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin D/F 14) (Pin C 20)	-	1.0	μА
6 to 13	Input Current Low Level	l _{IL}	3009	4(b)	$V_{IN} \text{ (Under Test) = 0V} \\ V_{IN} \text{ (Remaining Inputs) = 5.5V} \\ V_{DD} = 5.5V, V_{SS} = 0V \\ \text{(Pins D/F 1-2-4-5-9-10-12-13)} \\ \text{(Pins C 2-3-6-8-13-14-18-19)}$	-	- 100	nA
14 to 21	Input Current High Level	l _{IH}	3010	4(c)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V V_{DD} = 5.5V, V_{SS} = 0V (Pins D/F 1-2-4-5-9-10-12-13) (Pins C 2-3-6-8-13-14-18-19)	-	100	ΛA



ī

No. 9401/061

*

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.	UNA NOTENIO 100	OTWOOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
22 to 25	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 0.9V $I_{OL} = 50\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 3.0V$, $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.1	V
26 to 29	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 1.35V $I_{OL} = 50\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.1	V
30 to 33	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 1.65V $I_{OL} = 50\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.1	V
34 to 37	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 0.9V I_{OL} = 12mA All Other Inputs: V_{IN} = 0V V_{DD} = 3.0V, V_{SS} = 0V (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.4	V
38 to 41	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 1.35V I_{OL} = 24mA All Other Inputs: V_{IN} = 0V V_{DD} = 4.5V, V_{SS} = 0V (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.4	V
42 to 45	Output Voltage Low Level 6	V _{OL6}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 1.65V I_{OL} = 24mA All Other Inputs: V_{IN} = 0V V_{DD} = 5.5V, V_{SS} = 0V (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.4	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
46 to 49	Output Voltage Low Level 7	V _{OL7}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 1.65V I_{OL} = 50mA All Other Inputs: V_{IN} = 0V V_{DD} = 5.5V, V_{SS} = 0V Note 3 (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	1.65	V
50 to 53	Output Voltage High Level 1	V _{OH1}	3006	4(e)	Buffer Under Test: $V_{IN} = 2.1V, V_{IN}(\overline{G}) = 0.9V$ $I_{OH} = -50\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	2.9	-	V
54 to 57	Output Voltage High Level 2	V _{OH2}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.15V, V_{IN}(\overline{G}) = 1.35V$ $I_{OH} = -50\mu A$ All other inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	4.4	-	V
58 to 61	Output Voltage High Level 3	V _{OH3}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.85V, V_{IN}(\overline{G}) = 1.65V$ $I_{OH} = -50\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	5.4		V
62 to 65	Output Voltage High Level 4	V _{OH4}	3006	4(e)	Buffer Under Test: $V_{IN} = 2.1V$, $V_{IN}(\overline{G}) = 0.9V$ $I_{OH} = -4.0mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 3.0V$, $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	2.4	-	V
66 to 69	Output Voltage High Level 5	V _{OH5}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.15V, V_{IN}(\overline{G}) = 1.35V$ $I_{OH} = -24mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	3.7	-	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

ſ	No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
	NO.	or way to remove the	UTMDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
	70 to 73	Output Voltage High Level 6	V _{OH6}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.85V$, $V_{IN}(\overline{G}) = 1.65V$ $I_{OH} = -24mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	4.7	-	V
	74 to 77	Output Voltage High Level 7	V _{OH7}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.85V$, $V_{IN}(\overline{G}) = 1.65V$ $I_{OH} = -50mA$ All other inputs: $V_{IN} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ Note 3 (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	3.85		V
	78 to 85	Input Clamp Voltage (to V _{SS})	V _{IC1}	3022	4(f)	$I_{IN} \text{ (Under Test)} = -1.0\text{mA}$ $V_{DD} = \text{Open}, V_{SS} = 0\text{V}$ All Other Pins Open (Pins D/F 1-2-4-5-9-10-12-13) (Pins C 2-3-6-8-13-14-18-19)	- 0.4	- 1.5	V
	86 to 93	Input Clamp Voltage (to V _{DD})	V _{IC2}	3022	4(f)	$I_{IN} \text{ (Under Test)} = 1.0\text{mA}$ $V_{DD} = 0\text{V}, V_{SS} = \text{Open}$ All Other Pins Open (Pins D/F 1-2-4-5-9-10-12-13) (Pins C 2-3-6-8-13-14-18-19)	0.4	1.5	V
	94 to 97	Output Leakage Current Third State (Low Level Applied)	lozl	3006	4(g)	$V_{IN}(\overline{G}) = 5.5V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	- 0.5	μΑ
	98 to 101	Output Leakage Current Third State (High Level Applied)	I _{OZH}	3006	4(g)	$V_{IN}(\overline{G}) = 5.5V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 5.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.5	μA



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONT'D)

- 1. Maximum time to output comparator strobe 30µs.
- 2. Test each pattern of Figure 4(a).
- 3. No more than one output shall be measured at a time and the duration of the test shall not exceed 2.0ms.
- 4. Guaranteed but not tested.
- 5. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.
- 6. Hand test on 5 samples to be performed during Qualification and Extension of Qualification only.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

	۱o.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
	v o .	ONANAO TENIO 100	UTWIDDE	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
	02 to 09	Input Capacitance	C _{IN}	3012	4(h)	$V_{IN} \text{ (Not Under Test)} = 0Vdc V_{DD} = V_{SS} = 0V Note 4 (Pins D/F 1-2-4-5-9-10-12-13) (Pins C 2-3-6-8-13-14-18-19)$	-	8.0	pF
1	10	Propagation Delay Low to High (1A to 1Y)	t _{PLH}	3003	4(i)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	7.0	ns
1	11	Propagation Delay High to Low (1A to 1Y)	t _{PHL}	3003	4(i)	Buffer Under Test: $V_{IN} = Pulse$ Generator $V_{IN}(\overline{G}) = 1.35V$ $V_{IN}(\overline{G}) = 1.35V$ V_{IN} (Remaining Inputs) = 0V $V_{DD} = 4.5V$, $V_{SS} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ Note 5 $\underline{Pins D/F}$ $2 to 3$ $3 to 4$	-	7.0	ns
1	12	Output Enable Time High Impedance to Low Output (1G to 1Y)	tpzL	3003	4(i)	$V_{IN}(1\overline{G}) = Pulse Generator$ $V_{IN}(1A) = 1.35V$ $V_{IN} (Remaining Inputs) = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 5 $\frac{Pins D/F}{1 \text{ to } 3} = \frac{Pins C}{2 \text{ to } 4}$	-	8.0	ns
1	13	Output Enable Time High Impedance to High Output (1G to 1Y)	tрzн	3003	4(i)	$V_{IN}(1\overline{G}) = Pulse Generator$ $V_{IN}(1A) = 3.15V$ $V_{IN} (Remaining Inputs) = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 5 $\frac{Pins D/F}{1 \text{ to } 3} = \frac{Pins C}{2 \text{ to } 4}$	-	7.0	ns
	14	Output Disable Time Low Output to High Impedance (1G to 1Y)	tplz	3003	4(i)	$ \begin{array}{l} V_{\text{IN}}(1\overline{G}) = \text{Pulse Generator} \\ V_{\text{IN}}(1A) = 1.35 \text{V} \\ V_{\text{IN}} (\text{Remaining Inputs}) = 0 \text{V} \\ V_{\text{DD}} = 4.5 \text{V}, \ V_{\text{SS}} = 0 \text{V} \\ \text{Note 5} \\ \underline{\frac{\text{Pins D/F}}{1 \text{ to } 3}} \underline{\frac{\text{Pins C}}{2 \text{ to } 4}} \end{array} $	-	9.0	ns

NOTES: See Page 20.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.	OF A WORL NOT DO	UTWDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
115	Output Disable Time High Output to High Impedance (1G to 1Y)	t _{PHZ}	3003	4(i)	$V_{IN}(1\overline{G}) = Pulse Generator$ $V_{IN}(1A) = 3.15V$ $V_{IN} (Remaining Inputs) = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 5 $\frac{Pins D/F}{1 \text{ to } 3} = \frac{Pins C}{2 \text{ to } 4}$	-	9.0	ns
116	Ground Bounce Output Low (High to Low)	V _{OLP(H-L)}		4(j)	$V_{IN}(1\overline{G}, 2\overline{G}, 3\overline{G}, 4\overline{G}, 4A) = 1.0V$ $V_{IN} (Remaining Inputs) =$ Pulse Generator $V_{DD} = 5.5V, V_{SS} = 0V$ Note 6 (Pin D/F 11) (Pin C 16)	-	2.0	V
117	Ground Bounce Output Low (Low to High)	V _{OLP(L-H)}	-	4(j)	$V_{IN}(1\overline{G}, 2\overline{G}, 3\overline{G}, 4\overline{G}, 4A) = 1.0V$ $V_{IN} (Remaining Inputs) =$ Pulse Generator $V_{DD} = 5.5V, V_{SS} = 0V$ Note 6 (Pin D/F 11) (Pin C 16)	-	1.5	V
118	Ground Bounce Output High (High to Low)	V _{OHV(H-L)}	-	4(j)	$V_{IN}(1\overline{G}, 2\overline{G}, 3\overline{G}, 4\overline{G}) = 1.0V$ $V_{IN}(4A) = 4.0V$ $V_{IN} (Remaining Inputs) =$ Pulse Generator $V_{DD} = 5.5V, V_{SS} = 0V$ Note 6 (Pin D/F 11) (Pin C 16)	-	1.5	V
119	Ground Bounce Output High (Low to High)	V _{OHV(L-H)}	-	4(j)	$V_{IN}(1\overline{G},2\overline{G},3\overline{G},4\overline{G}) = 1.0V$ $V_{IN}(4A) = 4.0V$ $V_{IN} (Remaining Inputs) =$ Pulse Generator $V_{DD} = 5.5V, V_{SS} = 0V$ Note 6 (Pin D/F 11) (Pin C 16)	-	2.0	V



PAGE 23

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
110.	CHARACTERISTICS	OTWDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.45V$, $V_{IH} = 2.5V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 3.0V$, $V_{SS} = 0V$ $t_r = t_f < 100ns$ f = 10kHz (min) Note 1		-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.6V$, $V_{IH} = 3.7V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ $t_r = t_f < 50ns$ f = 10kHz (min) Note 1	T	-	-
3	Functional Test 3			3(b)	Verify Truth Table with Load. $V_{IL} = 1.0V$, $V_{IH} = 4.5V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ $t_r = t_f < 50ns$ f = 10kHz (min) Note 1		-	-
4 to 5	Quiescent Current	I _{DD}	3005	4(a)	$V_{IL} = 0V, V_{IH} = 5.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin D/F 14) (Pin C 20)	-	20	Aμ
6 to 13	Input Current Low Level	Ι _{ΙĽ}	3009	4(b)	$V_{IN} \text{ (Under Test)} = 0V$ $V_{IN} \text{ (Remaining Inputs)} = 5.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins D/F 1-2-4-5-9-10-12-13) (Pins C 2-3-6-8-13-14-18-19)	-	- 1.0	μА
14 to 21	Input Current High Level	l _{IH}	3010	4(c)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V V_{DD} = 5.5V, V_{SS} = 0V (Pins D/F 1-2-4-5-9-10-12-13) (Pins C 2-3-6-8-13-14-18-19)	-	1.0	μA



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

	No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
	NU.	UNANAU TENIS 1103	STINDUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
	22 to 25	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 0.9V $I_{OL} = 50\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 3.0V$, $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.1	V
1	26 to 29	Output Voltage . Low Level 2	V _{OL2}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 1.35V $I_{OL} = 50\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.1	V
	30 to 33	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 1.65V I_{OL} = 50 μ A All Other Inputs: V_{IN} = 0V V_{DD} = 5.5V, V_{SS} = 0V (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)		0.1	V
	34 to 37	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 0.9V I_{OL} = 12mA All Other Inputs: V_{IN} = 0V V_{DD} = 3.0V, V_{SS} = 0V (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)		0.5	V
	38 to 41	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 1.35V I_{OL} = 24mA All Other Inputs: V_{IN} = 0V V_{DD} = 4.5V, V_{SS} = 0V (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.5	V
	42 to 45	Output Voltage Low Level 6	V _{OL6}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 1.65V I_{OL} = 24mA All Other Inputs: V_{IN} = 0V V_{DD} = 5.5V, V_{SS} = 0V (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.5	V

NOTES: See Page 20.



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	UNANAUTENISTIUS	STNDUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
46 to 49	Output Voltage Low Level 7	V _{OL7}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 1.65V I_{OL} = 50mA All Other Inputs: V_{IN} = 0V V_{DD} = 5.5V, V_{SS} = 0V Note 3 (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	1.65	V
50 to 53	Output Voltage High Level 1	V _{OH1}	3006	4(e)	Buffer Under Test: $V_{IN} = 2.1V$, $V_{IN}(\overline{G}) = 0.9V$ $I_{OH} = -50\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 3.0V$, $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	2.9	-	V
54 to 57	Output Voltage High Level 2	V _{OH2}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.15V$, $V_{IN}(\overline{G}) = 1.35V$ $I_{OH} = -50\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	4.4	-	V
58 to 61	Output Voltage High Level 3	V _{OH3}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.85V$, $V_{IN}(\overline{G}) = 1.65V$ $I_{OH} = -50\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	5.4	-	V
62 to . 65	Output Voltage High Level 4	V _{OH4}	3006	4(e)	Buffer Under Test: $V_{IN} = 2.1V, V_{IN}(\overline{G}) = 0.9V$ $I_{OH} = -4.0mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	2.4	-	V
66 to 69	Output Voltage High Level 5	V _{OH5}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.15V$, $V_{IN}(\overline{G}) = 1.35V$ $I_{OH} = -24mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	3.7	-	V

NOTES: See Page 20.

) .m.



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
110.	STRAIN STENISTICS	UTMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	ΜΑΧ	UNIT
70 to 73	Output Voltage High Level 6	V _{OH6}	3006	06 4(e) Buffer Under Test: $V_{IN} = 3.85V, V_{IN}(\overline{G}) = 1.65V$ $I_{OH} = -24mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)		4.7	-	V
74 to 77	Output Voltage High Level 7	V _{OH7}	3006	4(e) Buffer Under Test: $V_{IN} = 3.85V, V_{IN}(\overline{G}) = 1.65V$ $I_{OH} = -50mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ Note 3 (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)		3.85	-	V
78 to 85	Input Clamp Voltage (to V _{SS})	V _{IC1}	3022	4(f)	$I_{IN} \text{ (Under Test)} = -1.0\text{mA}$ $V_{DD} = \text{Open}, V_{SS} = 0\text{V}$ All Other Pins Open (Pins D/F 1-2-4-5-9-10-12-13) (Pins C 2-3-6-8-13-14-18-19)	- 0.1	- 1.5	V
86 to 93	Input Clamp Voltage (to V _{DD})	V _{IC2}	3022	4(f)	$I_{IN} \text{ (Under Test)} = 1.0\text{mA}$ $V_{DD} = 0\text{V}, V_{SS} = \text{Open}$ All Other Pins Open (Pins D/F 1-2-4-5-9-10-12-13) (Pins C 2-3-6-8-13-14-18-19)	0.1	1.5	V
94 to 97	Output Leakage Current Third State (Low Level Applied)	lozl	3006	4(g)	$V_{IN}(\overline{G}) = 5.5V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	- 10	μА
98 to 101	Output Leakage Current Third State (High Level Applied)	lozн	3006	4(g)	$V_{IN}(\overline{G}) = 5.5V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 5.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	10	μА



.

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
NO.	UNANAUTENISTIUS	STMDUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNH
1	Functional Test 1	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.45V$, $V_{IH} = 2.5V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 3.0V$, $V_{SS} = 0V$ $t_r = t_f < 100ns$ f = 10kHz (min) Note 1	-	-	-
2	Functional Test_2	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.6V$, $V_{IH} = 3.7V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ $t_r = t_f < 50ns$ f = 10kHz (min) Note 1	1	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 1.0V$, $V_{IH} = 4.5V$ $I_{OL} = 1.0mA$, $I_{OH} = -1.0mA$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ $t_r = t_f < 50ns$ f = 10kHz (min) Note 1	-	-	-
4 to 5	Quiescent Current	I _{DD}	3005	4(a)	$V_{IL} = 0V, V_{IH} = 5.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin D/F 14) (Pin C 20)	-	1.0	μА
6 to 13	Input Current Low Level	Ι _{ΙL}	3009	4(b)	V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 5.5V V_{DD} = 5.5V, V_{SS} = 0V (Pins D/F 1-2-4-5-9-10-12-13) (Pins C 2-3-6-8-13-14-18-19)	-	- 100	nA
14 to 21	Input Current High Level	lih	3010	4(c)	$V_{IN} \text{ (Under Test)} = 5.5V \\ V_{IN} \text{ (Remaining Inputs)} = 0V \\ V_{DD} = 5.5V, V_{SS} = 0V \\ \text{(Pins D/F 1-2-4-5-9-10-12-13)} \\ \text{(Pins C 2-3-6-8-13-14-18-19)}$	-	100	nA






TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STWBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
22 to 25	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 0.9V I_{OL} = 50µA All Other Inputs: V_{IN} = 0V V_{DD} = 3.0V, V_{SS} = 0V (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.1	V
26 to 29	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 1.35V I_{OL} = 50µA All Other Inputs: V_{IN} = 0V V_{DD} = 4.5V, V_{SS} = 0V (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.1	V
30 to 33	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 1.65V $I_{OL} = 50\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.1	V
34 to 37	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 0.9V I_{OL} = 12mA All Other Inputs: V_{IN} = 0V V_{DD} = 3.0V, V_{SS} = 0V (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.4	V
38 to 41	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 1.35V I_{OL} = 24mA All Other Inputs: V_{IN} = 0V V_{DD} = 4.5V, V_{SS} = 0V (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.4	V
42 to 45	Output Voltage Low Level 6	V _{OL6}	3007	4(d)	Buffer Under Test: V_{IN} (Both Inputs) = 1.65V I_{OL} = 24mA All Other Inputs: V_{IN} = 0V V_{DD} = 5.5V, V_{SS} = 0V (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.4	V



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
		STWDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
46 to 49	Output Voltage Low Level 7	V _{OL7}	3007	4(d) Buffer Under Test: V_{IN} (Both Inputs) = 1.65V I_{OL} = 50mA All Other Inputs: V_{IN} = 0V V_{DD} = 5.5V, V_{SS} = 0V Note 3 (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)		-	1.65	V
50 to 53	Output Voltage High Level 1	V _{OH1}	3006	4(e)	Buffer Under Test: $V_{IN} = 2.1V$, $V_{IN}(\overline{G}) = 0.9V$ $I_{OH} = -50\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 3.0V$, $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	2.9	-	V
54 to 57	Output Voltage High Level 2	V _{OH2}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.15V$, $V_{IN}(\overline{G}) = 1.35V$ $I_{OH} = -50\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	4.4	-	V
58 to 61	Output Voltage High Level 3	V _{OH3}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.85V, V_{IN}(\overline{G}) = 1.65V$ $I_{OH} = -50\mu A$ All other inputs: $V_{IN} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	5.4	-	V
62 to 65	Output Voltage High Level 4	V _{OH4}	3006	4(e)	Buffer Under Test: $V_{IN} = 2.1V, V_{IN}(\overline{G}) = 0.9V$ $I_{OH} = -4.0mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	2.4	-	V
66 to 69	Output Voltage High Level 5	V _{OH5}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.15V$, $V_{IN}(\overline{G}) = 1.35V$ $I_{OH} = -24mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	3.7	-	V



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE (CONT'D)

	No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
	NO.	UNANAUTENIS 1103	STWDUE	MIL-STD 883	FIG. D/F = DIP AND FP C = CCP)		MIN	MAX	UNIT
	70 to 73	Output Voltage High Level 6	V _{OH6}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.85V, V_{IN}(\overline{G}) = 1.65V$ $I_{OH} = -24mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	4.7	-	V
-	74 to 77	Output Voltage High Level 7	V _{OH7}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.85V, V_{IN}(\overline{G}) = 1.65V$ $I_{OH} = -50mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ Note 3 (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	3.85	-	V
	78 to 85	Input Clamp Voltage (to V _{SS})	V _{IC1}	3022	4(f)	$I_{IN} \text{ (Under Test)} = -1.0\text{mA}$ $V_{DD} = \text{Open}, V_{SS} = 0\text{V}$ All Other Pins Open (Pins D/F 1-2-4-5-9-10-12-13) (Pins C 2-3-6-8-13-14-18-19)	- 0.1	- 1.5	V
	86 to 93	Input Clamp Voltage (to V _{DD})	V _{IC2}	3022	4(f)	$I_{IN} \text{ (Under Test)} = 1.0\text{mA}$ $V_{DD} = 0\text{V}, V_{SS} = \text{Open}$ All Other Pins Open (Pins D/F 1-2-4-5-9-10-12-13) (Pins C 2-3-6-8-13-14-18-19)	0.1	1.5	V
	94 to 97	Output Leakage Current Third State (Low Level Applied)	lozl	3006	4(g)	$V_{IN}(\overline{G}) = 5.5V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	- 0.5	μA
	98 to 101	Output Leakage Current Third State (High Level Applied)	l _{OZH}	3006	4(g)	$V_{IN}(\overline{G}) = 5.5V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 5.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.5	μA



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE

		INPUTS							OUTPUTS		PACKAGE	D.C. SUPPLY				
	PATTERN NO.	1 2	2 3	4 6	5 8	9 13	10 14	12 18	13 19	3 4	6 9	8 12	11 16	DIL, FP CCP	7 10	14 20
ĺ	1	0	1	0.	1	1.	0	1	0		OP	EN			V _{SS}	V _{DD}
	2	1	1	1	1	1	1	1	1		OP	EN			↓ ↓	\downarrow


NOTES

1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



NOTES

1. Each input to be tested separately.

. ...

NOTES

1. Each input to be tested separately.





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL


FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL



NOTES


1. Each output to be tested separately.

FIGURE 4(f) - INPUT CLAMP VOLTAGE



NOTES

1. Each output to be tested separately.



NOTES

1. Each input to be tested separately.


NOTES

1. Each output to be tested separately.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - INPUT CAPACITANCE



- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.




FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)




FIGURE 4(i) - PROPAGATION DELAY

- 1. Pulse Generator $V_P = 0V$ to V_{DD} , t_r and $t_f \le 6ns$, f = 1.0MHz minimum, 50% Duty Cycle, $Z_{OUT} = 50\Omega$.
- 2. $C_L = 50 pF \pm 5\%$ including scope, wiring and stray capacitance without package in test fixture, $R_L = 500\Omega \pm 5\%$.





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - GROUND BOUNCE



- 1. Pulse Generator V_P = 1.0V to 4.0V, t_r and t_f ≤ 6.0ns, f = 1.0MHz, 50% Duty Cycle, Z_{OUT} = 50Ω.
- 2. $C_L = 50 pF \pm 5\%$, $R1 = 51\Omega \pm 5\%$, $R2 = 450\Omega \pm 5\%$.
- 3. Oscilloscope Z_{IN} = 50 Ω , Bandwidth ≥ 1.0GHz with memory capability.



TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±300	nA
6 to 13	Input Current Low Level	l _i Γ	As per Table 2	As per Table 2	±20	nA
14 to 21	Input Current High Level	lн	As per Table 2	As per Table 2	±20	nA
42 to 45	Output Voltage Low Level 6	V _{OL6}	As per Table 2	As per Table 2	±0.04	V
70 to 73	Output Voltage High Level 6	V _{OH6}	As per Table 2	As per Table 2	±0.2	V



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-2-4-5-9-10-12-13) (Pins C 2-3-6-8-13-14-18-19)	V _{IN}	V _{SS}	V
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	5.5(+ 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

NOTES

- 1. Input Protection Resistor = $R1 = 1.0k\Omega$.
- 2. Output Load = $R2 = 10k\Omega$.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	V _{OUT} Open		-
3	Inputs - (Pins D/F 1-2-4-5-9-10-12-13) (Pins C 2-3-6-8-13-14-18-19)	V _{IN}	V _{DD}	V
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	5.5(+ 0-0.5)	V -
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

- 1. Input Protection Resistor = $R1 = 1.0k\Omega$.
- 2. Output Load = $R2 = 10k\Omega$.



TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 - 5)	°C
2	Outputs - (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	V _{OUT}	V _{DD/2}	V
3	Inputs - (Pins D/F 2-5-9-12) (Pins C 3-8-13-18)	V _{IN}	V _{GEN}	Vac
4	Inputs - (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	V _{IN}	V _{SS}	V
5	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac
6	Pulse Frequency Square Wave	f	100k ± 10% 50 ± 15% Duty Cycle t _r = t _f ≤ 100ns	Hz
7	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	5.5(+ 0 - 0.5)	V
8	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	0	V

NOTES

1. Input Protection Resistor = Output Load = 220Ω .






FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ± 3 °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 Electrical Measurements

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSC	LUTE	UNIT
140.		STMDOL	TEST METHOD	CONDITIONS	(Δ) (NOTE 1)	MIN	MAX	UNIT
1	Functional Test 1	-	As per Table 2	As per Table 2	-	-	-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	-	-
3	Functional Test 3	-	As per Table 2	As per Table 2	-	-	-	-
4 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±0.3	-	1.0	μА
6 to 13	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	±20	-	- 100	nA
14 to 21	Input Current High Level	ЦH	As per Table 2	As per Table 2	±20	•	100	nA
34 to 37	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	±0.04	-	0.4	V
42 to 45	Output Voltage Low Level 6	V _{OL6}	As per Table 2	As per Table 2	±0.04	-	0.4	V
62 to 65	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±0.2	2.4	1	V
70 to 73	Output Voltage High Level 6	V _{OH6}	As per Table 2	As per Table 2	±0.2	4.7	-	V
94 to 97	Output Leakage Current Third State (Low Level Applied)	l _{OZL}	As per Table 2	As per Table 2	±0.2	-	- 0.5	μА
98 to 101	Output Leakage Current Third State (High Level Applied)	l _{OZH}	As per Table 2	As per Table 2	±0.2	-	0.5	μA

NOTES

1. The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.





FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



NOTES

- 1. Pin numbers in parenthesis are for the chip carrier package.
- 2. Input Protection Resistor = $1.0k\Omega$.

		COM	PLETION OF IRR	ADIATION TEST	ING			
No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSC	UUTE	UNIT
110.		UTINDOL	TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	UNIT
1	Functional Test 1	-	As per Table 2	As per Table 2	-	-	-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	-	-
3	Functional Test 3	-	As per Table 2	As per Table 2	-	-	-	-
4 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	-	-	100	μA

TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING



APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR MOTOROLA (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.1(a)	Para. 5.5.2, Total Dose Irradiation Testing: Shall not be performed during qualification and maintenance of qualification.