

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, ADVANCED CMOS 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS, BASED ON TYPE 54AC253 ESCC Detail Specification No. 9408/070

# ISSUE 1 October 2002





# **ESCC Detail Specification**

PAGE	ii
ISSUE	1

# **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 45

# ADVANCED CMOS 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS, BASED ON TYPE 54AC253

ESA/SCC Detail Specification No. 9408/070



# space components coordination group

		Appr	Approved by		
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy		
Issue 1	October 1993	Pomomens	- t. lub		



PAGE 2

ISSUE 1

# **DOCUMENTATION CHANGE NOTICE**

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
		•		



PAGE 3

ISSUE 1

# TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1 1.2 1.3 1.4 1.5 1.6	Scope Component Type Variants Maximum Ratings Parameter Derating Information Physical Dimensions Pin Assignment Truth Table	5 5 5
1.7 1.8 1.9 1.10 1.11	Circuit Fable Circuit Schematic Functional Diagram Handling Precautions Input and Output Protection Networks	5 5 5 5
2.	APPLICABLE DOCUMENTS	14
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	14
4.	REQUIREMENTS	14
4.1 4.2 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 4.3 4.3.1 4.3.2 4.4 4.4.1 4.4.2 4.5 4.5	General Deviations from Generic Specification Deviations from Special In-process Controls Deviations from Final Production Tests Deviations from Burn-in Tests Deviations from Qualification Tests Deviations from Lot Acceptance Tests Mechanical Requirements Dimension Check Weight Materials and Finishes Case Lead Material and Finish Marking General	14 14 14 14 14 15 15 15 15 15
4.5.1 4.5.2 4.5.3 4.5.4 4.6 4.6.1 4.6.2 4.6.3 4.7 4.7.1 4.7.2 4.7.3 4.8 4.8.1 4.8.2 4.8.3 4.8.4 4.8.5 4.8.6	General Lead Identification The SCC Component Number Traceability Information Electrical Measurements Electrical Measurements at Room Temperature Electrical Measurements at High and Low Temperatures Circuits for Electrical Measurements Burn-in Tests Parameter Drift Values Conditions for H.T.R.B. and Power Burn-in Electrical Circuits for H.T.R.B. and Power Burn-in Environmental and Endurance Tests Electrical Measurements on Completion of Environmental Tests Electrical Measurements at Intermediate Points during Endurance Tests Electrical Measurements on Completion of Endurance Tests Conditions for Operating Life Tests Electrical Circuits for Operating Life Tests Conditions for High Temperature Storage Test	15 15 16 16 16 16 16 16 16 42 42 42 42 42 42



PAGE -- 4----

ISSUE 1

TABLES  1(a) Type Variants 6 1(b) Maximum Ratings 6 1(b) Maximum Ratings 6 12 Electrical Measurements at Room Temperature - d.c. Parameters 17 17 Electrical Measurements at Room Temperature - a.c. Parameters 21 3(a) Electrical Measurements at High Temperature 24 3(b) Electrical Measurements at Low Temperature 24 4 Parameter Drift Values 37 5(a) Conditions for Burn-in High Temperature Reverse Bias, N-Channels 38 5(b) Conditions for Burn-in High Temperature Reverse Bias, P-Channels 38 5(c) Conditions for Purn-in and Operating Life Tests 39 6 Electrical Measurements on Completion of Environmental Tests and 39 7 Electrical Measurements During and on Completion of Irradiation Testing 44  FIGURES  1 Not applicable 2 Physical Dimensions 7 3(a) Pin Assignment 11 3(b) Truth Table 12 3(c) Circuit Schematic 112 3(d) Functional Diagram 12 3(d) Functional Diagram 12 3(e) Input and Output Protection Networks 13 4 Circuits for Electrical Measurements 24  APPENDICES (Applicable to specific Manufacturers only) AGREED DEVIATIONS FOR MOTOROLA (F) 45	4.9 4.9.1 4.9.2 4.9.3	Total Dose Irradiation Testing Application Bias Conditions Electrical Measurements	Page 42 42 42 42
1(b)     Maximum Ratings     6       2     Electrical Measurements at Room Temperature - d.c. Parameters     17       Electrical Measurements at Room Temperature - a.c. Parameters     21       3(a)     Electrical Measurements at High Temperature     24       3(b)     Electrical Measurements at Low Temperature     28       4     Parameter Drift Values     37       5(a)     Conditions for Burn-in High Temperature Reverse Bias, N-Channels     38       5(b)     Conditions for Power Burn-in and Operating Life Tests     39       6     Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing     43       7     Electrical Measurements During and on Completion of Irradiation Testing     44       FIGURES       1     Not applicable     7       2     Physical Dimensions     7       3(a)     Pin Assignment     11       3(b)     Truth Table     12       3(c)     Circuit Schematic     12       3(d)     Functional Diagram     12       3(e)     Input and Output Protection Networks     13       4     Circuit for Electrical Measurements     32       5(a)     Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels     40       5(b)     Electrical Cir	TABLE	<u>ss</u>	
Electrical Measurements at Room Temperature - d.c. Parameters Electrical Measurements at Room Temperature - a.c. Parameters 21 3(a) Electrical Measurements at High Temperature - a.c. Parameters 224 3(b) Electrical Measurements at Low Temperature 284 Parameter Drift Values 37 5(a) Conditions for Burn-in High Temperature Reverse Bias, N-Channels 38 5(b) Conditions for Burn-in High Temperature Reverse Bias, P-Channels 38 5(c) Conditions for Power Burn-in and Operating Life Tests 39 6 Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing 7 Electrical Measurements During and on Completion of Irradiation Testing 44  FIGURES  1 Not applicable 2 Physical Dimensions 7 3(a) Pin Assignment 3(b) Truth Table 11 3(c) Circuit Schematic 3(c) Circuit Schematic 3(d) Functional Diagram 3(e) Input and Output Protection Networks 4 Circuits for Electrical Measurements 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Electrical Circuit for Power Burn-in and Operating Life Tests 4  APPENDICES (Applicable to specific Manufacturers only)		3,	
Electrical Measurements at Room Temperature - a.c. Parameters 21 3(a) Electrical Measurements at High Temperature 24 3(b) Electrical Measurements at Low Temperature 28 4 Parameter Drift Values 37 5(a) Conditions for Burn-in High Temperature Reverse Bias, N-Channels 38 5(b) Conditions for Burn-in High Temperature Reverse Bias, P-Channels 38 5(c) Conditions for Power Burn-in and Operating Life Tests 39 6 Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Environmental Tests and at Intermediate Points and on Completion of Irradiation Testing 44  FIGURES  1 Not applicable 2 Physical Dimensions 7 3(a) Pin Assignment 11 3(b) Truth Table 112 3(c) Circuit Schematic 12 3(d) Functional Diagram 12 3(e) Input and Output Protection Networks 13 4 Circuits for Electrical Measurements 13 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 40 5(b) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 40 5(c) Electrical Circuit for Power Burn-in and Operating Life Tests 41 6 Bias Conditions for Irradiation Testing 44  APPENDICES (Applicable to specific Manufacturers only)			
3(a) Electrical Measurements at High Temperature 24 3(b) Electrical Measurements at Low Temperature 28 4 Parameter Drift Values 37 5(a) Conditions for Burn-in High Temperature Reverse Bias, N-Channels 38 5(b) Conditions for Burn-in High Temperature Reverse Bias, P-Channels 38 5(c) Conditions for Power Burn-in and Operating Life Tests 39 6 Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing 7 Electrical Measurements During and on Completion of Irradiation Testing 44  FIGURES  1 Not applicable 2 Physical Dimensions 7 3(a) Pin Assignment 11 3(b) Truth Table 12 3(c) Circuit Schematic 12 3(d) Functional Diagram 12 3(d) Functional Diagram 12 3(e) Input and Output Protection Networks 12 3(e) Input and Output Protection Networks 4(f) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 5(b) Electrical Circuit for Power Burn-in and Operating Life Tests 4  APPENDICES (Applicable to specific Manufacturers only)	2		
3(b) Electrical Measurements at Low Temperature 28 4 Parameter Drift Values 37 5(a) Conditions for Burn-in High Temperature Reverse Bias, N-Channels 38 5(b) Conditions for Burn-in High Temperature Reverse Bias, P-Channels 38 5(c) Conditions for Power Burn-in and Operating Life Tests 39 6 Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing 44  FIGURES  1 Not applicable 2 Physical Dimensions 7 3(a) Pin Assignment 11 3(b) Truth Table 12 3(c) Circuit Schematic 12 3(d) Functional Diagram 12 3(e) Input and Output Protection Networks 13 4 Circuits for Electrical Measurements 13 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 40 5(b) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 40 5(c) Electrical Circuit for Power Burn-in and Operating Life Tests 41 6 Bias Conditions for Irradiation Testing 44  APPENDICES (Applicable to specific Manufacturers only)	2(2)	•	
4 Parameter Drift Values 5(a) Conditions for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Conditions for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Conditions for Power Burn-in and Operating Life Tests 38 5(c) Conditions for Power Burn-in and Operating Life Tests 39 6 Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing 7 Electrical Measurements During and on Completion of Irradiation Testing 44  FIGURES  1 Not applicable 2 Physical Dimensions 7 3(a) Pin Assignment 11 3(b) Truth Table 12 3(c) Circuit Schematic 12 3(d) Functional Diagram 12 3(e) Input and Output Protection Networks 13 4 Circuits for Electrical Measurements 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Electrical Circuit for Power Burn-in and Operating Life Tests 4  APPENDICES (Applicable to specific Manufacturers only)		<del>-</del> •	
5(a) Conditions for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Conditions for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Conditions for Power Burn-in and Operating Life Tests 39 6 Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing 7 Electrical Measurements During and on Completion of Irradiation Testing 44  FIGURES  1 Not applicable 2 Physical Dimensions 7 3(a) Pin Assignment 11 3(b) Truth Table 12 3(c) Circuit Schematic 12 3(d) Functional Diagram 12 3(e) Input and Output Protection Networks 13 4 Circuits for Electrical Measurements 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 40  APPENDICES (Applicable to specific Manufacturers only)		· ·	
5(b) Conditions for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Conditions for Power Burn-in and Operating Life Tests 6 Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing 7 Electrical Measurements During and on Completion of Irradiation Testing 44  FIGURES  1 Not applicable 2 Physical Dimensions 7 3(a) Pin Assignment 11 3(b) Truth Table 12 3(c) Circuit Schematic 12 3(d) Functional Diagram 12 3(e) Input and Output Protection Networks 13 4 Circuits for Electrical Measurements 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Electrical Circuit for Power Burn-in and Operating Life Tests 4  APPENDICES (Applicable to specific Manufacturers only)			
5(c) Conditions for Power Burn-in and Operating Life Tests  Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing  Electrical Measurements During and on Completion of Irradiation Testing  Helectrical Measurements During and on Completion of Irradiation Testing  Electrical Measurements During and on Completion of Irradiation Testing  FIGURES  1 Not applicable 2 Physical Dimensions 7 3(a) Pin Assignment 11 3(b) Truth Table 12 3(c) Circuit Schematic 12 3(d) Functional Diagram 12 3(e) Input and Output Protection Networks 13 4 Circuits for Electrical Measurements 13 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Electrical Circuit for Power Burn-in and Operating Life Tests 41 Bias Conditions for Irradiation Testing  APPENDICES (Applicable to specific Manufacturers only)			
Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing  Electrical Measurements During and on Completion of Irradiation Testing  Electrical Measurements During and on Completion of Irradiation Testing  Electrical Measurements During and on Completion of Irradiation Testing  Electrical Measurements During and on Completion of Irradiation Testing  Electrical Measurements  Not applicable  Physical Dimensions  7  3(a) Pin Assignment  11  3(b) Truth Table  12  3(c) Circuit Schematic  12  3(d) Functional Diagram  12  3(e) Input and Output Protection Networks  13  4 Circuits for Electrical Measurements  32  5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels  5(b) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels  5(c) Electrical Circuit for Power Burn-in and Operating Life Tests  40  APPENDICES (Applicable to specific Manufacturers only)		•• •	
FIGURES  Not applicable Physical Dimensions  1 Not assignment 2 Physical Dimensions 3(a) Pin Assignment 3(b) Truth Table 3(c) Circuit Schematic 3(d) Functional Diagram 3(e) Input and Output Protection Networks 4 Circuits for Electrical Measurements 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Electrical Circuit for Power Burn-in and Operating Life Tests 6 Bias Conditions for Irradiation Testing  APPENDICES (Applicable to specific Manufacturers only)		Electrical Measurements on Completion of Environmental Tests and	43
FIGURES  1 Not applicable 2 Physical Dimensions 7 3(a) Pin Assignment 11 3(b) Truth Table 12 3(c) Circuit Schematic 12 3(d) Functional Diagram 12 3(e) Input and Output Protection Networks 13 4 Circuits for Electrical Measurements 32 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 40 5(b) Electrical Circuit for Power Burn-in and Operating Life Tests 41 6 Bias Conditions for Irradiation Testing 44  APPENDICES (Applicable to specific Manufacturers only)			
1 Not applicable 2 Physical Dimensions 3(a) Pin Assignment 3(b) Truth Table 3(c) Circuit Schematic 3(d) Functional Diagram 3(e) Input and Output Protection Networks 4 Circuits for Electrical Measurements 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Electrical Circuit for Power Burn-in and Operating Life Tests 41  APPENDICES (Applicable to specific Manufacturers only)	7	Electrical Measurements During and on Completion of Irradiation Testing	44
2 Physical Dimensions 3(a) Pin Assignment 3(b) Truth Table 3(c) Circuit Schematic 3(d) Functional Diagram 12 3(e) Input and Output Protection Networks 13 4 Circuits for Electrical Measurements 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Electrical Circuit for Power Burn-in and Operating Life Tests 41 APPENDICES (Applicable to specific Manufacturers only)	FIGUR	<u>res</u>	
3(a) Pin Assignment 3(b) Truth Table 3(c) Circuit Schematic 3(d) Functional Diagram 12 3(e) Input and Output Protection Networks 13 4 Circuits for Electrical Measurements 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Electrical Circuit for Power Burn-in and Operating Life Tests 41 APPENDICES (Applicable to specific Manufacturers only)	1	Not applicable	
3(b) Truth Table 3(c) Circuit Schematic 3(d) Functional Diagram 12 3(e) Input and Output Protection Networks 13 4 Circuits for Electrical Measurements 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Electrical Circuit for Power Burn-in and Operating Life Tests 41 6 Bias Conditions for Irradiation Testing 44  APPENDICES (Applicable to specific Manufacturers only)	2	Physical Dimensions	
3(c)Circuit Schematic123(d)Functional Diagram123(e)Input and Output Protection Networks134Circuits for Electrical Measurements325(a)Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels405(b)Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels405(c)Electrical Circuit for Power Burn-in and Operating Life Tests416Bias Conditions for Irradiation Testing44			
3(d) Functional Diagram  3(e) Input and Output Protection Networks  4 Circuits for Electrical Measurements  5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels  5(b) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels  5(c) Electrical Circuit for Power Burn-in and Operating Life Tests  6 Bias Conditions for Irradiation Testing  44  APPENDICES (Applicable to specific Manufacturers only)			
3(e) Input and Output Protection Networks 4 Circuits for Electrical Measurements 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Electrical Circuit for Power Burn-in and Operating Life Tests 41 6 Bias Conditions for Irradiation Testing 44  APPENDICES (Applicable to specific Manufacturers only)			
4 Circuits for Electrical Measurements 32 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 40 5(b) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 40 5(c) Electrical Circuit for Power Burn-in and Operating Life Tests 41 6 Bias Conditions for Irradiation Testing 44  APPENDICES (Applicable to specific Manufacturers only)		<u> </u>	
5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Electrical Circuit for Power Burn-in and Operating Life Tests 41 6 Bias Conditions for Irradiation Testing 44  APPENDICES (Applicable to specific Manufacturers only)		·	
5(b) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Electrical Circuit for Power Burn-in and Operating Life Tests 41 6 Bias Conditions for Irradiation Testing 44  APPENDICES (Applicable to specific Manufacturers only)			
5(c) Electrical Circuit for Power Burn-in and Operating Life Tests 6 Bias Conditions for Irradiation Testing 41  APPENDICES (Applicable to specific Manufacturers only)			
6 Bias Conditions for Irradiation Testing  44  APPENDICES (Applicable to specific Manufacturers only)		·	
		•	
	ADDE	ADICES (Applicable to especific Maguifacturers aphy)	
			45



PAGE

5

ISSUE

# 1. **GENERAL**

### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, advanced CMOS Dual 4-Line to 1-Line Data Selector/Multiplexer with 3-State Outputs, based on Type 54AC253. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

### 1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

# 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

### 1.5 PHYSICAL DIMENSIONS

As per Figure 2.

# 1.6 PIN ASSIGNMENT

As per Figure 3(a).

### 1.7 TRUTH TABLE

As per Figure 3(b).

### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

# 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 4000 Volts.

# 1.11 <u>INPUT AND OUTPUT PROTECTION NETWORKS</u>

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



PAGE

ISSUE 1

6

### TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	D.I.L.	2(a)	G4
02	FLAT	2(b)	G4
03	CHIP CARRIER	2(c)	2 ·
04	CHIP CARRIER	2(c)	4

# TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	$V_{\mathrm{DD}}$	-0.5 to +6.0	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> +0.5	V	Notes 1, 2
3	Output Voltage	V <sub>OUT</sub>	-0.5 to V <sub>DD</sub> +0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	$P_{D}$	264	mW	Note 4
5	Supply Current	I <sub>DDop</sub>	48	mA	
6	Operating Temperature Range	Т <sub>ор</sub>	- 55 to +125	°C	T <sub>amb</sub>
7	Storage Temperature Range	T <sub>stg</sub>	- 65 to + 150	°C	
8	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 265 + 245	°C	Note 5 Note 6

# **NOTES**

- 1. Device is functional for  $3.0V \le V_{DD} \le 5.5V$ .
- 2. Input current limited to  $I_{IC} = \pm 20 \text{mA}$ .
- 3. Output current limited to  $I_{OUT} = \pm 50 \text{mA}$ .
- 4. The maximum device dissipation is determined by  $I_{DDop}$  max. (mA) x 5.5V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

# FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.




PAGE

ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS

# FIGURE 2(a) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIM	NOTES	
3 TIMBUL	MIN	MAX	NOTES
А	-	5.08	
b	0.35	0.56	8
b1	1.40	1.77	8
С	0.20	0.38	8
D	19.05	19.95	4
E	6.10	7.49	4
E1	7.62TYPICAL		
е	2.54 TY	/PICAL	6, 9
L	3.10	4.31	8
Q	0.25	1.02	3
S	0.40	1.10	7
α	0°	15°	10

**NOTES**: See Page 10.

Note 1




PAGE

ISSUE 1

8 .....

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(b) - FLAT PACKAGE, 16-PIN



CVMDOL	MILLIM	NOTES	
SYMBOL	MIN	MAX	NOTES
Α	1.52	2.16	
b	0.36	0.56	8
С	0.08	0.17	8
D	9.42	10.16	4
E	5.84	7.24	
E1	7.00 T\	/PICAL	4
е	1.27 T	YPICAL	5, 9
L	5.84	9.14	8
L1	18.93	25.39	
Q .	-	1.02	2
S	· <b>-</b>	1.40	7





PAGE 9

ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(c) - SQUARE CHIP CARRIER PACKAGE, 20-TERMINAL





SYMBOL	MILLIMETRES		NOTES
STIVIDOE	MIN	MAX	NOTES
А	8.69	9.09	
В	7.80	9.09	
С	0.25	0.51	11
D	0.89	1.14	12
E	1.14	1.40	8
F.	0.56	0.71	8
G	1.27 TYPICAL		5, 9
Н	1.63	2.54	



PAGE 10

ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# NOTES TO FIGURES 2(a) TO 2(c) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 14 spaces for flat and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centreline when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




PAGE 11

ISSUE 1

# FIGURE 3(a) - PIN ASSIGNMENT

# DUAL-IN-LINE AND FLAT PACKAGE

# CHIP CARRIER PACKAGE



# FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND **DUAL-IN-LINE PIN OUTS** CHIP CARRIER PIN OUTS 2 



PAGE 12

ISSUE 1

# FIGURE 3(b) - TRUTH TABLE (EACH SELECTOR/MULTIPLEXER)

SELECT	INPUTS		DATA I	NPUTS		OUTPUT CONTROL	OUTPUT
В	Α	C0	C1	C2	С3	G	Y
Х	Х	Х	Х	Х	Х	Н	Z
L	L	L	Х	Х	Х	L	L
L	L.	Н	Х	Х	Х	L	Н
L	Н	Х	L	Х	Х	L	L
L	Н	Х	Н	Х	Х	L	Н
Н	L	Х	Х	L	Х	L	L
Н	L	Х	Х	Н	Х	L	Н
Н	Н	Х	Х	Х	L	L	L
Н	Н	Х	Х	Х	Н	L	Н


# **NOTES**

- 1. Logic Level Definitions: L = Low Level, H = High Level, Z = High Impedance, X = Irrelevant.
- 2. C0, C1 to C3 = The level of the respective C input.

# FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

# FIGURE 3(d) - FUNCTIONAL DIAGRAM



# **NOTES**

1. Pin numbers shown are for DIP and FP.




PAGE 13


ISSUE 1

# FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS

# INPUT PROTECTION

# **OUTPUT PROTECTION**







PAGE 14

ISSUE 1

# 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

# 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

V<sub>IC</sub> = Input Clamp Voltage.

I<sub>IC</sub> = Input Clamp Diode Current.
 V<sub>OLP</sub> = Ground Bounce Outputs Low.
 V<sub>OHV</sub> = Ground Bounce Outputs High.

### 4. REQUIREMENTS

### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

# 4.2.1 <u>Deviations from Special In-process Controls</u>

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: If specified in a Purchase Order, shall be performed during procurement on a lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

# 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

# 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

None.

### 4.2.4 Deviations from Qualification Tests (Chart IV)

None.



PAGE 15

ISSUE 1

# 4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

None.

### 4.3 MECHANICAL REQUIREMENTS

### 4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat package and 0.6 grammes for the chip carrier package.

### 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

### 4.4.2 <u>Lead Material and Finish</u>

For dual-in-line and flat packages, the material shall be Type 'G' with Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' or Type '4' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

### 4.5 MARKING

### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

### 4.5.2 <u>Lead Identification</u>

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 16

ISSUE 1

# 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

940807001BF

		Π
Detail Specification Number		
Type Variant (see Table 1(a))	<del></del>	 11
Testing Level (B or C, as applicable) ——		 <u>ا</u> ل
Total Dose Irradiation Level (if applicable)		 

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

### 4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

### 4.6 <u>ELECTRICAL MEASUREMENTS</u>

### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125 (+0.5)$  °C and -55 (+5.0) °C respectively.

### 4.6.3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

# 4.7 BURN-IN TESTS

### 4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values ( $\Delta$ ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

### 4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

### 4.7.3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 17

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
IVO.	OHATACTERISTICS	STIVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	OINIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.45V, \ V_{IH} = 2.5V$ $I_{OL} = 1.0mA, \ I_{OH} = -1.0mA$ $V_{DD} = 3.0V, \ V_{SS} = 0V$ $t_r = t_f < 100ns$ $f = 10kHz \ (min)$ Note 1	-	<u>-</u>	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.6V, \ V_{IH} = 3.7V$ $I_{OL} = 1.0 \text{mA}, \ I_{OH} = -1.0 \text{mA}$ $V_{DD} = 4.5V, \ V_{SS} = 0V$ $t_r = t_f < 50 \text{ns}$ $f = 10 \text{kHz (min)}$ Note 1	ć	-	•
3	Functional Test 3	•	-	3(b)	Verify Truth Table with Load. $V_{IL}=1.0V,\ V_{IH}=4.5V$ $I_{OL}=1.0\text{mA},\ I_{OH}=-1.0\text{mA}$ $V_{DD}=5.5V,\ V_{SS}=0V$ $t_r=t_f<50\text{ns}$ $f=10\text{kHz}\ (\text{min})$ Note 1	-	-	-
4 to 5	Quiescent Current	I <sub>DD</sub>	3005	4(a)	$V_{IL}$ = 0V, $V_{IH}$ = 5.5V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V All Outputs Open Note 2 (Pin D/F 16) (Pin C 20)	-	1.0	μА
6 to 17	Input Current Low Level	l <sub>IL</sub>	3009	4(b)	$\begin{split} &V_{IN} \text{ (Under Test)} = 0V \\ &V_{IN} \text{ (Remaining Inputs)} = 5.5V \\ &V_{DD} = 5.5V, \ V_{SS} = 0V \\ &\text{(Pins D/F 1-2-3-4-5-6-10-11-12-13-14-15)} \\ &\text{(Pins C 2-3-4-5-7-8-13-14-15-17-18-19)} \end{split}$	-	- 100	nA
18 to 29	Input Current High Level	I <sub>IH</sub>	3010	4(c)	$V_{IN}$ (Under Test) = 5.5V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins D/F 1-2-3-4-5-6-10-11-12-13-14-15) (Pins C 2-3-4-5-7-8-13-14-15-17-18-19)	-	100	nA



PAGE 18

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
	O. W. W. COTE THO FLOO	OTWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	CIVIT
30 to 31	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)	$V_{IL}$ = 0.9V, $V_{IH}$ = 2.1V $I_{OL}$ = 50 $\mu$ A $V_{DD}$ = 3.0V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	-	0.1	V
32 to 33	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	$V_{IL}$ = 1.35V, $V_{IH}$ = 3.15V $I_{OL}$ = 50 $\mu$ A $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	-	0.1	V
34 to 35	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OL}$ = 50 $\mu$ A $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	-	0.1	٧
36 to 37	Output Voltage Low Level 4	V <sub>OL4</sub>	3007	4(d)	$V_{IL}$ = 0.9V, $V_{IH}$ = 2.1V $I_{OL}$ = 12mA $V_{DD}$ = 3.0V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	-	0.4	V
38 to 39	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$V_{IL}$ = 1.35V, $V_{IH}$ = 3.15V $I_{OL}$ = 24mA $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	-	0.4	V
40 to 41	Output Voltage Low Level 6	V <sub>OL6</sub>	3007	4(d)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OL}$ = 24mA $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	-	0.4	V
42 to 43	Output Voltage Low Level 7	V <sub>OL7</sub>	3007	4(d)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OL}$ = 50mA $V_{DD}$ = 5.5V, $V_{SS}$ = 0V Note 3 (Pins D/F 7-9) (Pins C 9-12)	-	1.65	<b>V</b>



PAGE 19

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
INO.	CHARACTERISTICS	STWIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNH
44 to 45	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$V_{IL}$ = 0.9V, $V_{IH}$ = 2.1V $I_{OH}$ = -50 $\mu$ A $V_{DD}$ = 3.0V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	2.9	-	V
46 to 47	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$V_{IL}$ = 1.35V, $V_{IH}$ = 3.15V $I_{OH}$ = -50 $\mu$ A $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	4.4	<del>-</del>	٧
48 to 49	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4(e)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OH}$ = -50 $\mu$ A $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	5.4	-	V
50 to 51	Output Voltage High Level 4	V <sub>OH4</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OH} = -4.0mA$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins D/F 7-9) (Pins C 9-12)	2.4	-	V
52 to 53	Output Voltage High Level 5	V <sub>OH5</sub>	3006	4(e)	$V_{IL}$ = 1.35V, $V_{IH}$ = 3.15V $I_{OH}$ = -24mA $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	3.7	_	· V
54 to 55	Output Voltage High Level 6	V <sub>OH6</sub>	3006	4(e)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OH}$ = -24mA $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	4.7	,	٧
56 to 57	Output Voltage High Level 7	V <sub>OH7</sub>	3006	4(e)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OH}$ = -50mA $V_{DD}$ = 5.5V, $V_{SS}$ = 0V Note 3 (Pins D/F 7-9) (Pins C 9-12)	3.85	-	V



PAGE 20

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	OFIANACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
58 to 69	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	3022	4(f)	$I_{IN}$ (Under Test) = $-1.0$ mA $V_{DD}$ = Open, $V_{SS}$ = 0V All Other Pins Open (Pins D/F 1-2-3-4-5-6-10-11- 12-13-14-15) (Pins C 2-3-4-5-7-8-13-14-15- 17-18-19)	-0.4	-1.5	V
70 to 81	Input Clamp Voltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	3022	4(f)	$I_{IN}$ (Under Test) = 1.0mA $V_{DD}$ = 0V, $V_{SS}$ = Open All Other Pins Open (Pins D/F 1-2-3-4-5-6-10-11- 12-13-14-15) (Pins C 2-3-4-5-7-8-13-14-15- 17-18-19)	0.4	1.5	٧
82 to 83	Output Leakage Current Third State (Low Level Applied)	l <sub>OZL</sub>	3006	4(g)	$V_{IN}(\overline{G})$ = 5.5V $V_{IN}(Remaining Inputs)$ = 0V $V_{OUT}$ = 0V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	-	-0.5	μА
84 to 85	Output Leakage Current Third State (High Level Applied)	Гоzн	3006	4(g)	$V_{IN}(\overline{G})$ = 5.5V $V_{IN}(Remaining Inputs)$ = 0V $V_{OUT}$ = 5.5V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	•	0.5	Αц

- 1. Maximum time to output comparator strobe 30µs.
- 2. Test each pattern of Figure 4(a).
- 3. No more than one output shall be measured at a time and the duration of the test shall not exceed 2.0ms.
- 4. Guaranteed but not tested.
- 5. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.
- 6. Hand test on 5 samples to be performed during Qualification and Extension of Qualification only.



PAGE 21

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
INO.	CHARACTERISTICS	STWIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
86 to 97	Input Capacitance	C <sub>IN</sub>	3012	4(h)	$V_{IN}$ (Not Under Test) = 0Vdc $V_{DD} = V_{SS} = 0V$ Note 4 (Pins D/F 1-2-3-4-5-6-10-11-12-13-14-15) (Pins C 2-3-4-5-7-8-13-14-15-17-18-19)	<b>.</b>	8.0	pF
98 to 99	Propagation Delay Low to High 1 (A to Y)	tPLH1	3003	4(i)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Remaining Inputs) = Figure 3(b). $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Note 5 Pins D/F Pins C 14 to 7 18 to 9 14 to 9 18 to 12	-	11	ns
100 to 101	Propagation Delay High to Low 1 (A to Y)	tPHL1	3003	4(i)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Remaining Inputs) = Figure 3(b). $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Note 5 Pins D/F Pins C 14 to 7 18 to 9 14 to 9 18 to 12	-	11.5	ns
102 to 103	Propagation Delay Low to High 2 (C0 to Y)	<sup>†</sup> PLH2	3003	4(i)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Remaining Inputs) = Figure 3(b). $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Note 5 Pins D/F Pins C 6 to 7 8 to 9 10 to 9 13 to 12	-	10	ns
104 to 105	Propagation Delay High to Low 2 (C0 to Y)	tphl2	3003	4(i)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Remaining Inputs) = Figure 3(b). $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Note 5 Pins D/F Pins C 6 to 7 8 to 9 10 to 9 13 to 12	-	9.5	ns



PAGE 22

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
	0.	<b>0</b>	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
106 to 107	Output Enable Time High Impedance to Low Output (G to Y)	t <sub>PZL</sub>	3003	4(k)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Figure 3(b) V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V Note 5 Pins D/F Pins C 1 to 7 2 to 9 15 to 9 19 to 12		6.0	ns
108 to 109	Output Enable Time High Impedance to High Output (G to Y)	tРZН	3003	4(k)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Remaining Inputs) = Figure 3(b) $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Note 5 $\frac{Pins}{1}$ to 7 2 to 9 15 to 9 19 to 12	1	6.0	ns
110 to 111	Output Disable Time Low Output to High Impedance (G to Y)	t <sub>PLZ</sub>	3003	4(k)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IN} \; (\text{Remaining Inputs}) \; = \\ \text{Figure 3(b)} \\ V_{DD} \; = \; 4.5 \text{V}, \; V_{SS} \; = \; 0 \text{V} \\ \text{Note 5} \\ \underline{\text{Pins D/F}}  \underline{\text{Pins C}} \\ 1 \; \text{to}  7  2 \; \text{to}  9 \\ 15 \; \text{to}  9  19 \; \text{to}  12 \\ \end{array}$	-	7.0	ns
	Output Disable Time High Output to High Impedance (G to Y)	t <sub>РНZ</sub>	3003	4(k)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Remaining Inputs) = Figure 3(b) $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Note 5 $\frac{Pins D/F}{1 \text{ to } 7}$ $\frac{Pins C}{2 \text{ to } 9}$ 15 to 9 19 to 12	-	8.0	ns



PAGE 23

ISSUE 1

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	V
INO.	CHANACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
114	Ground Bounce Output Low (High to Low)	V <sub>OLP</sub> (H-L)	•	4(j)	V <sub>IN</sub> (A,B,1\overline{G},2\overline{G},2CO) = 1.0V V <sub>IN</sub> (Remaining Inputs) = Pulse Generator V <sub>DD</sub> = 5.5V, V <sub>SS</sub> = 0V Note 6 (Pin D/F 9) (Pin C 12)	- 	1.5	V
115	Ground Bounce Output Low (Low to High)	V <sub>OLP(L-H)</sub>	<u>-</u>	4(j)	$V_{IN}(A,B,1\overline{G},2\overline{G},2CO) = 1.0V$ $V_{IN}$ (Remaining Inputs) = Pulse Generator $V_{DD} = 5.5V$ , $V_{SS} = 0V$ Note 6 (Pin D/F 9) (Pin C 12)	•	1.5	V
116	Ground Bounce Output High (High to Low)	V <sub>OHV(H-L)</sub>	-	4(j)	$\begin{split} &V_{IN}(A,B,1\overline{G},2\overline{G})=1.0V\\ &V_{IN}(2CO)=4.0V\\ &V_{IN} \text{ (Remaining Inputs)}=\\ &Pulse \text{ Generator}\\ &V_{DD}=5.5V, \text{ $V_{SS}=0$V}\\ &Note \text{ 6}\\ &\text{ (Pin D/F 9)}\\ &\text{ (Pin C 12)} \end{split}$	-	1.5	V
117	Ground Bounce Output High (Low to High)	V <sub>OHV(L-H)</sub>	-	4(j)	$V_{IN}(A,B,1\overline{G},2\overline{G})=1.0V$ $V_{IN}(2CO)=4.0V$ $V_{IN} \text{ (Remaining Inputs)}=$ $Pulse \text{ Generator}$ $V_{DD}=5.5V, V_{SS}=0V$ $Note 6$ $(Pin D/F 9)$ $(Pin C 12)$	-	1.5	V



PAGE 24

ISSUE 1

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE

Na	CHARACTERISTICS	0)44501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test 1	-		3(b)	Verify Truth Table with Load. $V_{IL}=0.45V,\ V_{IH}=2.5V$ $I_{OL}=1.0mA,\ I_{OH}=-1.0mA$ $V_{DD}=3.0V,\ V_{SS}=0V$ $t_r=t_f<100ns$ $f=10kHz\ (min)$ Note 1	-	•	-
2	Functional Test 2	•	•	3(b)	Verify Truth Table with Load. $V_{IL} = 0.6V, \ V_{IH} = 3.7V$ $I_{OL} = 1.0\text{mA}, \ I_{OH} = -1.0\text{mA}$ $V_{DD} = 4.5V, \ V_{SS} = 0V$ $t_r = t_f < 50\text{ns}$ $f = 10\text{kHz} \ (\text{min})$ Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table with Load. $V_{IL}=1.0V,\ V_{IH}=4.5V$ $I_{OL}=1.0\text{mA},\ I_{OH}=-1.0\text{mA}$ $V_{DD}=5.5V,\ V_{SS}=0V$ $t_r=t_f<50\text{ns}$ $f=10\text{kHz}\ (\text{min})$ Note 1	1	-	
4 to 5	Quiescent Current	IDD	3005	4(a)	$V_{IL}$ = 0V, $V_{IH}$ = 5.5V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V All Outputs Open Note 2 (Pin D/F 16) (Pin C 20)	-	20	Ац
6 to 17	Input Current Low Level	l <sub>IL</sub>	3009	4(b)	$V_{IN}$ (Under Test) = 0V $V_{IN}$ (Remaining Inputs) = 5.5V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins D/F 1-2-3-4-5-6-10-11-12-13-14-15) (Pins C 2-3-4-5-7-8-13-14-15-17-18-19)	-	-1.0	μА
18 to 29	Input Current High Level	ИH	3010	4(c)	$V_{IN}$ (Under Test) = 5.5V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins D/F 1-2-3-4-5-6-10-11-12-13-14-15) (Pins C 2-3-4-5-7-8-13-14-15-17-18-19)	-	1.0	μА



PAGE 25

ISSUE 1

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
INO.	CHARACTERISTICS	STWIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
30 to 31	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)	$V_{IL}$ = 0.9V, $V_{IH}$ = 2.1V $I_{OL}$ = 50 $\mu$ A $V_{DD}$ = 3.0V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	-	0.1	V
32 to 33	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	$V_{IL}$ = 1.35V, $V_{IH}$ = 3.15V $I_{OL}$ = 50 $\mu$ A $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	-	0.1	٧
34 to 35	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OL}$ = 50 $\mu$ A $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	-	0.1	V
36 to 37	Output Voltage Low Level 4	V <sub>OL4</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OL} = 12mA$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins D/F 7-9) (Pins C 9-12)	-	0.5	V
38 to 39	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$V_{IL}$ = 1.35V, $V_{IH}$ = 3.15V $I_{OL}$ = 24mA $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	•	0.5	V
40 to 41	Output Voltage Low Level 6	V <sub>OL6</sub>	3007	4(d)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OL}$ = 24mA $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	-	0.5	V
42 to 43	Output Voltage Low Level 7	V <sub>OL7</sub>	3007	4(d)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OL}$ = 50mA $V_{DD}$ = 5.5V, $V_{SS}$ = 0V Note 3 (Pins D/F 7-9) (Pins C 9-12)	-	1.65	V



PAGE 26

ISSUE 1

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

No	CHADACTEDISTICS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	V V
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
44 to 45	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$V_{IL}$ = 0.9V, $V_{IH}$ = 2.1V $I_{OH}$ = -50 $\mu$ A $V_{DD}$ = 3.0V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	2.9	•	٧
46 to 47	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$V_{IL}$ = 1.35V, $V_{IH}$ = 3.15V $I_{OH}$ = -50 $\mu$ A $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	4.4	<b>-</b>	V
48 to 49	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4(e)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OH}$ = -50 $\mu$ A $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	5.4	-	٧
50 to 51	Output Voltage High Level 4	V <sub>OH4</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 2.1V$ $I_{OH} = -4.0mA$ $V_{DD} = 3.0V, V_{SS} = 0V$ (Pins D/F 7-9) (Pins C 9-12)	2.4		٧
52 to 53	Output Voltage High Level 5	V <sub>OH5</sub>	3006	4(e)	$V_{IL}$ = 1.35V, $V_{IH}$ = 3.15V $I_{OH}$ = -24mA $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	3.7	. <b>-</b>	٧
54 to 55	Output Voltage High Level 6	V <sub>OH6</sub>	3006	4(e)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OH}$ = -24mA $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	4.7	-	V
56 to 57	Output Voltage High Level 7	V <sub>OH7</sub>	3006	4(e)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OH}$ = -50mA $V_{DD}$ = 5.5V, $V_{SS}$ = 0V Note 3 (Pins D/F 7-9) (Pins C 9-12)	3.85	-	V



PAGE 27

ISSUE 1

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STWIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
58 to 69	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	3022	4(f)	$I_{IN}$ (Under Test) = $-1.0$ mA $V_{DD}$ = Open, $V_{SS}$ = 0V All Other Pins Open (Pins D/F 1-2-3-4-5-6-10-11- 12-13-14-15) (Pins C 2-3-4-5-7-8-13-14-15- 17-18-19)	-0.1	- 1.5	V
70 to 81	Input Clamp Voltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	3022	4(f)	$I_{\rm IN}$ (Under Test) = 1.0mA $V_{\rm DD}$ = 0V, $V_{\rm SS}$ = Open All Other Pins Open (Pins D/F 1-2-3-4-5-6-10-11- 12-13-14-15) (Pins C 2-3-4-5-7-8-13-14-15- 17-18-19)	0.1	1.5	<b>V</b>
82 to 83	Output Leakage Current Third State (Low Level Applied)	lozL	3006	4(g)	$V_{IN}(\overline{G}) = 5.5V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 0V$ $V_{DD} = 5.5V$ , $V_{SS} = 0V$ (Pins D/F 7-9) (Pins C 9-12)	-	-10	μΑ
84 to 85	Output Leakage Current Third State (High Level Applied)	l <sub>ОZН</sub>	3006	4(g)	$V_{IN}(\overline{G}) = 5.5V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 5.5V$ $V_{DD} = 5.5V$ , $V_{SS} = 0V$ (Pins D/F 7-9) (Pins C 9-12)	•	10	μA



PAGE 28

ISSUE 1

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table with Load. $V_{IL}=0.45V,\ V_{IH}=2.5V$ $I_{OL}=1.0\text{mA},\ I_{OH}=-1.0\text{mA}$ $V_{DD}=3.0V,\ V_{SS}=0V$ $t_r=t_f<100\text{ns}$ $f=10\text{kHz}\ (\text{min})$ Note 1	-	-	-
2	Functional Test 2	•	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0.6V, \ V_{IH} = 3.7V$ $I_{OL} = 1.0 \text{mA}, \ I_{OH} = -1.0 \text{mA}$ $V_{DD} = 4.5V, \ V_{SS} = 0V$ $t_r = t_f < 50 \text{ns}$ $f = 10 \text{kHz (min)}$ Note 1	-	-	
3	Functional Test 3	-	-	3(b)	Verify Truth Table with Load. $V_{IL}=1.0V,\ V_{IH}=4.5V$ $I_{OL}=1.0\text{mA},\ I_{OH}=-1.0\text{mA}$ $V_{DD}=5.5V,\ V_{SS}=0V$ $t_r=t_f<50\text{ns}$ $f=10\text{kHz}\ (\text{min})$ Note 1	•	-	-
4 to 5	Quiescent Current	I <sub>DD</sub>	3005	4(a)	$V_{IL}$ = 0V, $V_{IH}$ = 5.5V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V All Outputs Open Note 2 (Pin D/F 16) (Pin C 20)	-	1.0	μА
6 to 17	Input Current Low Level	l <sub>IL</sub>	3009	4(b)	$\begin{split} &V_{IN} \text{ (Under Test)} = 0V \\ &V_{IN} \text{ (Remaining Inputs)} = 5.5V \\ &V_{DD} = 5.5V, \ V_{SS} = 0V \\ &\text{(Pins D/F 1-2-3-4-5-6-10-11-12-13-14-15)} \\ &\text{(Pins C 2-3-4-5-7-8-13-14-15-17-18-19)} \end{split}$	-	- 100	nA
18 to 29	Input Current High Level	ИḤ	3010	4(c)	$V_{IN}$ (Under Test) = 5.5V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins D/F 1-2-3-4-5-6-10-11-12-13-14-15) (Pins C 2-3-4-5-7-8-13-14-15-17-18-19)	-	100	nA



PAGE 29

ISSUE 1

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
140.	OTAL MOTE NOTICE	STWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
30 to 31	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)	$V_{IL}$ = 0.9V, $V_{IH}$ = 2.1V $I_{OL}$ = 50 $\mu$ A $V_{DD}$ = 3.0V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	-	0.1	V
32 to 33	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	$V_{IL}$ = 1.35V, $V_{IH}$ = 3.15V $I_{OL}$ = 50 $\mu$ A $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	-	0.1	V
34 to 35	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OL}$ = 50 $\mu$ A $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	-	0.1	V
36 to 37	Output Voltage Low Level 4	V <sub>OL4</sub>	3007	4(d)	$V_{IL}$ = 0.9V, $V_{IH}$ = 2.1V $I_{OL}$ = 12mA $V_{DD}$ = 3.0V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	•	0.4	V
38 to 39	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$V_{IL}$ = 1.35V, $V_{IH}$ = 3.15V $I_{OL}$ = 24mA $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	<b>-</b>	0.4	V
40 to 41	Output Voltage Low Level 6	V <sub>OL6</sub>	3007	4(d)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OL}$ = 24mA $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	-	0.4	V
42 to 43	Output Voltage Low Level 7	V <sub>OL7</sub>	3007	4(d)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OL}$ = 50mA $V_{DD}$ = 5.5V, $V_{SS}$ = 0V Note 3 (Pins D/F 7-9) (Pins C 9-12)	-	1.65	V



PAGE 30

ISSUE 1

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
IVO.	CHANACILAIGHG	STIVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
44 to 45	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$V_{IL}$ = 0.9V, $V_{IH}$ = 2.1V $I_{OH}$ = -50 $\mu$ A $V_{DD}$ = 3.0V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	2.9	<b>-</b>	V
46 to 47	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$V_{IL} = 1.35V, V_{IH} = 3.15V$ $I_{OH} = -50\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 7-9) (Pins C 9-12)		-	V
48 to 49	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4(e)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OH}$ = -50 $\mu$ A $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	5.4	-	V
50 to 51	Output Voltage High Level 4	V <sub>OH4</sub>	3006	4(e)	$V_{IL}$ = 0.9V, $V_{IH}$ = 2.1V $I_{OH}$ = -4.0mA $V_{DD}$ = 3.0V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	2.4	-	V
52 to 53	Output Voltage High Level 5	V <sub>OH5</sub>	3006	4(e)	$V_{IL}$ = 1.35V, $V_{IH}$ = 3.15V $I_{OH}$ = -24mA $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	3.7		V
54 to 55	Output Voltage High Level 6	V <sub>OH6</sub>	3006	4(e)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OH}$ = -24mA $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	4.7		V
56 to 57	Output Voltage High Level 7	V <sub>OH7</sub>	3006	4(e)	$V_{IL}$ = 1.65V, $V_{IH}$ = 3.85V $I_{OH}$ = -50mA $V_{DD}$ = 5.5V, $V_{SS}$ = 0V Note 3 (Pins D/F 7-9) (Pins C 9-12)	3.85	-	V

PAGE 31

ISSUE 1

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.	OF IAF IACTER 10 TICS	STWIDOL	MIL-STD 883		D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
58 to 69	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	3022	4(f)	$\begin{split} I_{IN} & \text{(Under Test)} = -1.0\text{mA} \\ V_{DD} &= \text{Open, V}_{SS} = 0\text{V} \\ & \text{All Other Pins Open} \\ & \text{(Pins D/F 1-2-3-4-5-6-10-11-12-13-14-15)} \\ & \text{(Pins C 2-3-4-5-7-8-13-14-15-17-18-19)} \end{split}$	- 0.1	-1.5	V
70 to 81	Input Clamp Voltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	3022	4(f)	$I_{IN}$ (Under Test) = 1.0mA $V_{DD}$ = 0V, $V_{SS}$ = Open All Other Pins Open (Pins D/F 1-2-3-4-5-6-10-11-12-13-14-15) (Pins C 2-3-4-5-7-8-13-14-15-17-18-19)	0.1	1.5	V
82 to 83	Output Leakage Current Third State (Low Level Applied)	l <sub>OZL</sub>	3006	4(g)	$V_{IN}(\overline{G}) = 5.5V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 0V$ $V_{DD} = 5.5V$ , $V_{SS} = 0V$ (Pins D/F 7-9) (Pins C 9-12)	-	-0.5	μΑ
84 to 85	Output Leakage Current Third State (High Level Applied)	Іоzн	3006	4(g)	$V_{IN}(\overline{G})$ = 5.5V $V_{IN}(Remaining Inputs)$ = 0V $V_{OUT}$ = 5.5V $V_{DD}$ = 5.5V, $V_{SS}$ = 0V (Pins D/F 7-9) (Pins C 9-12)	-	0.5	μА



PAGE 32

ISSUE 1

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

# FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE


PATTERN		INPUTS										OUTPUTS PACKAGE			D.C. SUPPLY		
NO.	1 2	2	3	4 5	5 7	6 8	10 13	11 14	12 15	13 17	14 18	15 19	1	9 12	DIL, FP CCP	8 10	16 20
1	0	1	1	1	1	1	1	1	1	1	1	0	OPEN	V		V <sub>SS</sub>	V <sub>DD</sub>
2	0	0	0	0	0	0	0	0	0	0	0	0	OPEN	V	:	<b>1</b>	$\downarrow$

### **NOTES**

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .

# FIGURE 4(b) - INPUT CURRENT LOW LEVEL

# FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



# **NOTES**

1. Each input to be tested separately

### NOTES

1. Each input to be tested separately




PAGE 33


ISSUE 1

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL

# FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL





# **NOTES**


- V<sub>IN</sub> = V<sub>IL</sub> (max.) and/or V<sub>IH</sub> (min.) as per Truth Table to give V<sub>OL</sub>.
- 2. Each output to be tested separately.

# **NOTES**

- V<sub>IN</sub> = V<sub>IL</sub> (max.) and/or V<sub>IH</sub> (min.) as per Truth Table to give V<sub>OH</sub>.
- 2. Each output to be tested separately.

# FIGURE 4(f) - INPUT CLAMP VOLTAGE

# FIGURE 4(g) - OUTPUT LEAKAGE CURRENT THIRD STATE



### NOTES

1. Each input to be tested separately.

### **NOTES**

1. Each output to be tested separately.




PAGE 34

ISSUE 1

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(h) - INPUT CAPACITANCE



- Each input to be tested separately.
   f = 100KHz to 1MHz.




PAGE 35


ISSUE 1

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(i) - PROPAGATION DELAY



# **VOLTAGE WAVEFORMS**



- 1. Pulse Generator  $V_P = 0V$  to  $V_{DD}$ ,  $t_f$  and  $t_f \le 6$ ns, f = 1.0MHz minimum, 50% Duty Cycle,  $Z_{OUT} = 50\Omega$ .
- 2.  $C_L$  = 50pF ± 5% including scope, wiring and stray capacitance without package in test fixture,  $R_L$  = 500 $\Omega$  ± 5%.




PAGE 36


ISSUE 1

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(j) - GROUND BOUNCE



# **VOLTAGE WAVEFORMS**



- 1. Pulse Generator  $V_P$  = 1.0V to 4.0V,  $t_f$  and  $t_f \le 6.0$ ns, f = 1.0MHz, 50% Duty Cycle,  $Z_{OUT}$  = 50 $\Omega$ .
- 2.  $C_L = 50 pF \pm 5\%$ ,  $R_1 = 51 \Omega \pm 5\%$ ,  $R_2 = 450 \Omega \pm 5\%$ .
- 3. Oscilloscope  $Z_{IN} = 50\Omega$ , Bandwidth  $\ge 1.0 GHz$  with memory capability.



PAGE 37

ISSUE 1

# **TABLE 4 - PARAMETER DRIFT VALUES**

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 5	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 300	nA
6 to 17	Input Current Low Level	l <sub>IL</sub>	As per Table 2	As per Table 2	± 20	nA
18 to 29	Input Current High Level	lн	As per Table 2	As per Table 2	±20	nA
40 to 41	Output Voltage Low Level 6	V <sub>OL6</sub>	As per Table 2	As per Table 2	± 0.04	V
54 to 55	Output Voltage High Level 6	V <sub>OH6</sub>	As per Table 2	As per Table 2	± 0.2	٧



PAGE 38

ISSUE 1

# TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 7-9) (Pins C 9-12)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 1-2-3-4-5-6-10-11-12- 13-14-15) (Pins C 2-3-4-5-7-8-13-14-15-17- 18-19)	V <sub>IN</sub>	V <sub>SS</sub>	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	5.5( + 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	0	V
6	Duration	t	72	Hours

# **NOTES**

- 1. Input Protection Resistor = R1 =  $1.0k\Omega$ .
- 2. Output Load =  $R2 = 10k\Omega$ .

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 7-9) (Pins C 9-12)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 1-2-3-4-5-6-10-11-12- 13-14-15) (Pins C 2-3-4-5-7-8-13-14-15-17- 18-19)	V <sub>IN</sub>	$V_DD$	
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	5.5( + 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	0	V
6	Duration	t	72	Hours

- 1. Input Protection Resistor = R1 =  $1.0k\Omega$ .
- 2. Output Load =  $R2 = 10k\Omega$ .



PAGE 39

ISSUE 1

# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0 - 5)	°C
2	Outputs - (Pins D/F 7-9) (Pins C 9-12)	V <sub>OUT</sub>	V <sub>DD</sub> /2	V
3	Inputs - (Pins D/F 6-10) (Pins C 8-13)	V <sub>IN</sub>	V <sub>GEN</sub>	Vac
4	Inputs - (Pins D/F 1-2-3-4-5-11-12-13- 14-15) (Pins C 2-3-4-5-7-12-14-15-17- 18-19)	V <sub>IN</sub>	V <sub>SS</sub>	V
5	Pulse Voltage	$V_{GEN}$	0V to V <sub>DD</sub>	Vac
6	Pulse Frequency Square Wave	f	100k ± 10% 50 ± 15% Duty Cycle t <sub>r</sub> = t <sub>f</sub> < 100ns	Hz
7	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	5.5( + 0 - 0.5)	V
8	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	0	٧

# **NOTES**


1. Input Protection Resistor = Output Load =  $220\Omega$ .



PAGE 40

ISSUE


# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

# FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




# **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 41

ISSUE 1

# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS



# **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 42

ISSUE 1

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

### 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

# 4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22\pm3$  °C.

# 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

# 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

# 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

# 4.9 TOTAL DOSE IRRADIATION TESTING

### 4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

### 4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

### 4.9.3 Electrical Measurements

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



PAGE 43

ISSUE 1

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

Nia	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSO	LUTE	UNIT
No.	CHARACTERISTICS	SYMBOL	TEST METHOD	CONDITIONS	(Δ) (NOTE 1)	MIN	MAX	UNIT
1	Functional Test 1	-	As per Table 2	As per Table 2.				-
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	-	-
3	Functional Test 3	-	As per Table 2	As per Table 2	-	-	-	-
4 to 5	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 0.3	-	1.0	μА
6 to 17	Input Current Low Level	I <sub>IL</sub>	As per Table 2	As per Table 2	± 20	-	- 100	nA
18 to 29	Input Current High Level	Ιιн	As per Table 2	As per Table 2	±20	-	100	nA
36 to 37	Output Voltage Low Level 4	V <sub>OL4</sub>	As per Table 2	As per Table 2	± 0.04	-	0.4	V
40 to 41	Output Voltage Low Level 6	V <sub>OL6</sub>	As per Table 2	As per Table 2	±0.04	<u>-</u>	0.4	٧
50 to 51	Output Voltage High Level 4	V <sub>OH4</sub>	As per Table 2	As per Table 2	± 0.2	2.4	-	V
54 to 55	Output Voltage High Level 6	V <sub>OH6</sub>	As per Table 2	As per Table 2	± 0.2	4.7	-	<b>V</b>
82 to 83	Output Leakage Current Third State (Low Level Applied)	lozL	As per Table 2	As per Table 2	± 0.2	-	- 0.5 ·	μА
84 to 85	Output Leakage Current Third State (High Level Applied)	ЮZН	As per Table 2	As per Table 2	± 0.2	-	0.5	μА

### **NOTES**


1. The change limits  $\Delta$  are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.



PAGE 44

ISSUE 1

# FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



# **NOTES**

- 1. Pin numbers in parenthesis are for the chip carrier package.
- 2. Input Protection Resistor =  $1.0k\Omega$ .

# TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

No	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSO	UNIT	
No.			TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	01411
1	Functional Test 1	<u></u>	As per Table 2	As per Table 2	-	-	-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	-		-	-
3	Functional Test 3	-	As per Table 2	As per Table 2	-		-	-
4 to 5	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	-		100	μА



PAGE \* 45

ISSUE 1

# APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR MOTOROLA (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.1(a)	Para. 5.2.2, Total Dose Irradiation Testing: Shall not be performed during qualification and maintenance of qualification.