

Pages 1 to 14

TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND

UNITS FOR INTEGRATED CIRCUITS

ESCC Basic Specification No. 2139000

Issue 1	October 2002



Document Custodian: European Space Agency - see https://escies.org



ISSUE 1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2003. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



ISSUE 1

DOCUMENTATION CHANGE NOTICE

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION



ISSUE 1

TABLE OF CONTENTS

<u>1.</u>	<u>SCOPE</u>	<u>5</u>
<u>2.</u>	TERMS, DEFINITIONS AND SYMBOL LETTERS	<u>5</u>
2.1	Digital Integrated Circuits	5
2.2	Linear (Analogue) Integrated Circuits	8
2.3	Custom Built or Application Specific Integrated Circuits	11
<u>3.</u>	GRAPHICAL SYMBOLS	<u>13</u>



1. <u>SCOPE</u>

This specification forms part of ESCC Basic Specification No. 21300, Terms, Definitions, Abbreviations, Symbols and Units, and covers integrated circuits.

2. TERMS, DEFINITIONS AND SYMBOL LETTERS

2.1 DIGITAL INTEGRATED CIRCUITS

Parameter	Symbol	Definition
High Level		The level which is the most positive of the 2 logic levels.
Low Level		The level which is the most negative of the 2 logic levels.
Negative Logic		The logic is termed negative when logic 0 state is assigned to the high level and logic 1 state to the low level.
Positive Logic		The logic is termed positive when logic 1 state is assigned to the high level and logic 0 state to the low level.
Truth Table		A tabulation relating all output logic levels to possible combinations of input logic levels for sufficient successive time intervals (t_n, t_{n+1}) to completely characterise the static and dynamic functions of the logic microcircuit, expressed in logic levels or appropriate symbols.
Minimum Asynchronous Input Pulse Width	APW	The smallest pulse width for which stable transition logic levels, according to the truth table, is guaranteed when the asynchronous inputs are returned to their non-controlling levels.
Minimum Clock Pulse Width	CPW	The smallest pulse width for which stable transition logic levels, according to the truth table, is guaranteed when the clock goes through the required sequence.
Minimum and Maximum Clock Repetition Rates	CRR	The lowest and highest rates at which clock pulses may repeat logic levels for which stable transition logic levels, according to the truth table, is guaranteed when the clock goes through its required sequence.
High-level Supply Current	I _{CCH} I _{DDH} I _{EEH}	The current flowing into a supply terminal of a microcircuit when all the outputs are at a high-level voltage.
Low-level Supply Current	I _{CCL} I _{DDL} I _{EEL}	The current flowing into a supply terminal of a microcircuit when all the outputs are at a low-level voltage.
Maximum Collector Cut-off Current	I _{CEX}	The maximum forced current measured at the collector of an output transistor without a current source (pull-up) that will produce a specified high-level out voltage.



Parameter	Symbol	Definition
High-level Input Current	Чн	The current flowing into an input when a specified high-level voltage is applied to that input.
Low-level Input Current	IL	The current flowing into an input when a specified low- level voltage is applied to that input.
High-level Node Input Current	I _{INH}	The current flowing into an input node with a specified high-level voltage applied to that node.
Low-level Node Input Current	I _{INL}	The current flowing into an input node with a specified low-level voltage applied to that node.
High-level Output Current	I _{ОН}	The current flowing into the output at a specified high- level voltage.
Low-level Output Current	I _{OL}	The current flowing into the output at a specified low-level output voltage.
Output Short-circuit Current	I _{OS}	The current which flows into an output when the output is short-circuited to ground with the specified conditions applied to establish the output logic level farthest from ground potential.
Input Signal Timing Relationships (Synchronous, Asynchronous and Clock)	I _{TR}	The time relationship which must exist between input signals as a necessary condition to ensure compliance with the truth table. Time must be specified from positive- or negative-going edges of the clock pulse.
Propagation Delay Time, High- to-Low Level Output	t _{PHL}	The time between the specified reference points on the input and output voltage waveforms with the specified output changing from the defined high level to the defined low level. The reference points on both the input and output waveforms are the same value which is midway between the maximum low-level input voltage (V_{ILmax}) and the minimum high-level input voltage (V_{IHmin}).
Propagation Delay Time, Low- to-High Level Output	t _{PLH}	The time between the specified reference points on the input and output voltage waveforms with the specified output changing from the defined low level to the defined high level. The reference points on both the input and output waveforms are the same value which is midway between the maximum low-level input voltage (V_{ILmax}) and the minimum high-level input voltage (V_{IHmin}).
Transition Time, High-to-Low Level Output	t _{THL}	The time between a specified high-level voltage and a specified low-level voltage on the output voltage waveform with the specified output changing from the defined high level to the defined low level.
Transition Time, Low-to-High Level Output	t _{TLH}	The time between a specified low-level voltage and a specified high-level voltage on the output voltage waveform with the specified output changing from the defined low level to the defined high level.



Parameter	Symbol	Definition
Minimum and Maximum Clock- level Transition Times	t _{TC}	The shortest and longest transition times of a clock pulse for which stable transition of logic levels, according to the truth table, is guaranteed when the clock goes through its required sequence.
Minimum and Maximum Clock Levels, High and Low	V _{CH} and V _{CL}	The lowest and highest magnitudes of clock voltages for both high and low levels, for which stable transition of logic levels, according to the truth table is guaranteed when the clock goes through its required sequence at the specified maximum repetition rate.
Maximum High-level Input Voltage	V _{iHmax}	The most positive (least negative) value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.
Minimum High-level Input Voltage	V _{IHmin}	The least positive (most negative) value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.
Maximum Low-level Input Voltage	V _{ILmax}	The most positive (least negative) value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.
Minimum Low-level Input Voltage	V _{ILmin}	The least positive (most negative) value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.
Maximum High-level Node Input Voltage	V _{INHmax}	The most positive (least negative) value of high-level node voltage for which operation of the logic element within specification limits is guaranteed.
Minimum High-level Node Input Voltage	V _{INHmin}	The least positive (most negative) value of high-level node voltage for which operation of the logic element within specification limits is guaranteed.
Maximum Low-level Node Input Voltage	V _{INLmax}	The most positive (least negative) value of low-level node voltage for which operation of the logic element within specification limits is guaranteed.
Minimum Low-level Node Input Voltage	V _{INLmin}	The least positive (most negative) value of low-level node voltage for which operation of the logic element within specification limits is guaranteed.
Noise Margin	V _N	The voltage amplitude of extraneous signal which can be algebraically added to the noise-free worst-case "input" level before the output voltage deviates from the allowable logic voltage levels. The term "input" is used here to refer to logic input terminals, power supply terminals, or ground reference terminals.
High-level Output Voltage	V _{OH}	The voltage level at an output terminal for a specified output current with the specified conditions applied establish a high level at the output.
Low-level Output Voltage	V _{OL}	The voltage level at the output terminal for a specified output current with the specified conditions applied establish a low level at the output.



ISSUE 1

2.2 LINEAR (ANALOGUE) INTEGRATED CIRCUITS

Parameter	Symbol	Definition
Balanced Amplifier		An amplifier having 1 output is considered balanced when the quiescent D.C. output voltage is reduced to 0 or a specified level. An amplifier having 2 outputs is considered balanced when the difference between the quiescent D.C. output voltages is reduced to 0 or a specified level.
Automatic Gain Control Range	AGC range	The maximum change in gain expressed in dB which may be achieved by application of a specified range of D.C. voltages to the AGC input.
Common-mode Voltage Amplification	A_{VC} or A_{VC}	The ratio of the change in voltage at the output terminal in respect of ground (or change in voltage between the output terminals) to the change in common-mode input voltage with the differential input voltage held constant.
Differential Voltage Amplification	A _{VD} or A _{vd}	The ratio of the change in voltage at the output terminal in respect of ground (or change in voltage between the output terminals) to the change in differential input voltage with the common-mode input voltage held constant.
Single Ended Voltage Amplification	A_{VS} or A_{VS}	The ratio of the change in single-ended output voltage of a differential amplifier to the change in single-ended input voltage
Bandwidth	B or BW	The range of frequencies within which the gain of the amplifier is not more than 3dB below the value of the midband gain. Midband gain is the gain at a specified frequency or the average gain over a specified frequency range.
Maximum Output Swing Bandwidth	B _{OM}	The range of frequencies within which the maximum output voltage swing is above a specified value for a specified load impedance.
Common Mode Rejection Ratio	CMRR	The ratio of the differential voltage amplification to common-mode voltage amplification.
Noise Factor	F	The ratio of the total noise power delivered to the loads to the noise power that would be delivered to the load if the only output noise component were due to the thermal noise of the input source resistance at a temperature of 290° K.
Power Gain or Insertion Power Gain	G _P or G _p	The ratio, usually expressed in dB, of the signal power delivered to the load(s) to the signal power delivered to the input(s). (dB=10 log P_{load}/P_{in}).
Transducer Power Gain	G _T or G _t	The ratio, usually expressed in dB, of the signal power delivered to the load(s) to the signal power available from the source. (dB=10 log P_{load}/P_{in}).
Input Bias current	I _{IB}	The current into the input or the average of the currents into the inputs when the device is in the quiescent or balanced state.



Parameter	Symbol	Definition
Input Offset Current	I _{IO}	The difference between the currents into the input terminals of a differential input device in the quiescent or balanced state.
Noise Figure	NF	Noise factor expressed in decibels.
DC Power Dissipation	P _D	The total D.C. power supplied to a device less any power delivered from the device to a load.
Power Supply Rejection Ratio	$\begin{array}{l} \text{PSRR or} \\ \Delta V_{10} / \Delta V_{\text{CC}} \\ \Delta V_{10} / V_{\text{DD}} \end{array}$	The ratio of the change in input offset voltage to the corresponding change in value of 1 power supply voltage with all remaining power supply voltages held constant.
Slew Rate	SR	The time rate of change of the closed loop amplifier output voltage for a step-signal input. Normally, slew rate is measured using the largest input voltage step for which the amplifier performance remains linear with feedback adjusted for unity gain.
Total Harmonic Distortion	THD	The ratio, expressed in percent, of the RMS voltage of all harmonics present in the output to the total RMS voltage of the output for a pure sine wave input. The RMS voltages are measured at an output terminal in respect of ground.
Transient Response	TR	The closed-loop step function response of an amplifier under small signal conditions.
Overload Recovery Time	t _{or}	The time required for an amplifier to recover its ability to perform amplification within stated specification limits after the output voltage amplitude has been distorted by the application of a specified input voltage in excess of rated amplitude.
Quiescent Input Voltage	VI	The D.C. voltage at the input of an amplifier with reference to a common terminal, normally ground, with no signal applied to the input.
Common-mode Input Voltage	V _{IC}	The components of the voltages at the 2 input terminals which are identical in phase and amplitude.
Common-mode Input Voltage Range	V _{ICR}	The range of common-mode voltages which, if exceeded, will cause the total harmonic distortion of the amplifier to exceed a specified maximum value.
Differential Input Voltage	V _{ID}	The difference between the 2 voltages applied to the input terminals of an amplifier.
Input Offset Voltage	V _{IO}	The D.C. voltage which must be applied between the input terminals to force the quiescent D.C. output voltage to 0 or other specified level.
Single-ended Input Voltage	V _{IS}	The signal voltage which is applied to 1 input of differential amplifier with the other input terminal signal ground.



Parameter	Symbol	Definition
Single-ended Input Voltage Range	V _{ISR}	The range of single-ended input voltage which, if exceeded on any input terminal, will cause the total harmonic distortion of the amplifier to exceed a specified maximum value.
Quiescent Output Voltage	Vo	The D.C. voltage at an output terminal with reference to a common terminal, normally ground, when no signal is applied to the input.
Common-mode Output Voltage	V _{OC}	The difference between the A.C. voltages present at 2 output terminals (or the output terminal and ground for amplifiers with 1 output) when signals of identical phase and amplitude are applied to the input terminals
Differential Output Voltage	V _{OD}	The difference between the voltages present at 2 output terminals when a differential input voltage is applied to the input terminals of an amplifier.
Output Offset Voltage	V _{OO}	The difference between the D.C. voltages present at 2 output terminals (or the output terminals and ground for amplifiers with 1 output) when the input terminals are grounded.
Maximum Output Voltage Swing	V _{OPP}	The maximum peak-to-peak output voltage which can be obtained without waveform clipping when the quiescent D.C. output voltage is set at a specified reference level.
Single-ended Output Voltage	V _{OS}	The signal voltage present between 1 output terminal and ground of an amplifier having differential outputs
A.C. Unbalance Voltage	V _{OU}	The difference between the peak values of the A.C. voltages at the 2 outputs when the amplifier is operating in the maximum output voltage swing condition.
Differential Input Impedance	Z _{jd}	The small signal impedance between 2 ungrounded input terminals of a differential amplifier.
Differential Output Impedance	Z _{od}	The small signal impedance between 2 ungrounded output terminals of a differential amplifier.
Single-ended Output Impedance	Z _{OS}	The small signal impedance between 1 output terminal of a differential amplifier and ground with the other output terminal A.C. grounded.
Input Bias Current Temperature Sensitivity	ΔI _{IB} /ΔT	The ratio of the change in the input bias current to the change in circuit temperature for a constant output voltage. This is an average value for a specified current range.
Input Offset Current Temperature Sensitivity	ΔI _{IO} /ΔT	The ratio of the change of input offset current to the change of circuit temperature for a constant output voltage. This is an average value for a specified current range.



Parameter	Symbol	Definition
Input Offset Voltage Temperature	$\Delta V_{IO} / \Delta T$	The ratio of the change of input offset voltage to the change of circuit temperature for a constant output voltage. This is an average value for a specified temperature range.
Phase Margin	Φm	A figure equal to 180° minus the absolute value of the phase shift measured around the loop at that frequency at which the magnitude of the loop gain is unity.
	V _{DD}	Most positive supply voltage terminal.
	V _{SS}	Most negative supply voltage terminal.
	I _{DD}	Quiescent device current.
	V _{NL}	Noise immunity voltage low level.
	V _{NH}	Noise immunity voltage high level.
	I _{DN}	Output drive current N-channel.
	I _{DP}	Output drive current P-channel.
	V _{THN}	Threshold voltage N-channel.
	V _{THP}	Threshold voltage P-channel.
	C _{IN}	Input capacitance.
	f _(CL)	Clock frequency.

3 CUSTOM BUILT OR APPLICATION SPECIFIC INTEGRATED CIRCUITS

Term	Definition
Netlist	A description, in the form of an alphanumeric list, of a network of logical or electronic devices giving function and interrelationship of the constituent parts. The description is as detailed as required by the level of abstraction chosen. The most common levels encountered in computer aided design for integrated circuits are:
	Function Netlist Objects:-Functional units (logic gates/functions, standard cells). Relations:- Logical interconnection of the terminals of the object contained in the set.
	Discrete Netlist Objects: - "Discrete" devices (transistors, diodes, resistors capacitors). Relations:- Electrical interconnection of device terminals.



Term	Definition
	Full Netlist Objects: - As discrete netlist + terminal characterisation (I/P, O/P, tristate). Relations:- As discrete netlist + interconnect specifics (signal power, ground, length, capacity).
Layout	Geometrical representation of mask levels of an integrated circuit.
Physical Design	Circuit design technique(s), comprising electrical and geometrical rules and parameters, to implement circuitry. The set of rules is derived from, and are required by, the manufacturing process in order to achieve specified functionality, reliability and yield. The rules define shape, sign and relative location of devices and structures and any necessary restrictions on their application.
Design System	 A computer based system featuring dedicated programmes for the design of integrated electronic devices. Depending on the scope and maturity of the system, it is composed of programmes supporting areas of design activity including: System: -Behavioural definition level. Logic: -NOR, NAND Circuit:-Electrical circuit definition level, strongly dependent on targeted technology e.g. MOS, TTL, ECL Layout:-Geometrical definition level, strongly technology dependent. Floorplanning:-Topological definition level, layout design on system level. Testing:- Testability checker, test pattern generator, fault simulator, test coverage calculation These areas are in fact handled by software packages incorporating human interface(s), simulators, rule checkers, circuit interfaces and other utilities.
IC Design Methodology	 This can be classified into 2 basic approaches: (a) Full custom design for "optimal" results. (b) Semi-custom design for economical design of application specific integrated circuits. Approach (a) builds a design virtually from scratch and has the vernacular title of "polygon pushing". Approach (b) utilises a certain degree of prefabrication, thereby limiting the range of possible solutions. The degree of prefabrication is highest in the classical gate array which employs a wafer whose design is pre-arranged up to the polysilicon mask, leaving only the metallisation layers for customisation. More flexibility, and room for optimisation, is offered by the standard cell approach and its derivatives. The latter makes use of pre-designed circuitry down to the layout level but does not involve the prefabrication used.
Gate Array Master	Incompletely manufactured IC featuring transistors, contact holes and other structures except the metallisation.
Human Interface	Structured graphical and/or textual communication channel between User and system.



Term	Definition
Elementary Cell	Smallest repetitive arrangement of transistors, contacts and dedicated routing on an array master.
Subcell	Basic piece of circuitry (itself not comprising other subcells) used to assemble or compile more complex circuits.
Macrocell	Circuit/layout assembled or compiled from subcells.
Parametrisable cell	Circuit/layout assembled or compiled from subcells according to geometrical function and performance parameters set by the designer.
Postprocessing	Any action required to complete a particular task outside of the original programme, or any intermediate or preparatory work necessary to start another processing step.
Sheet Capacitance	Capacitance per unit area as calculated or measured for a conductive layer in a distance of at least 1 times the thickness of the layer away from its edge.
Edge Capacitance	Capacitance per unit length of the edge of a conductive layer accounting for the contribution of the surface perpendicular to the reference plane.

3. <u>GRAPHICAL SYMBOLS</u>

Amplifier Types (1)



SYMBOL	DESCRIPTION
	Differential, video, RF general purpose
	Operational wide band, IF, audio frequency
	Audio frequency Video, IF, RF, wide band, HF general purpose

NOTES:

1. Digital (logic) types to be defined.