

Page i

# TRANSISTORS, MOSFET, POWER, N-CHANNEL, BASED ON TYPES IRFY044, IRFY120, IRFY130, IRFY140, IRFY240, IRFY340, IRFY430 AND IRFY440

ESCC Detail Specification No. 5205/020

# ISSUE 1 October 2002





#### **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 36

# TRANSISTORS, MOSFET, POWER, N-CHANNEL, BASED ON TYPES IRFY044, IRFY120, IRFY130, IRFY140, IRFY240, IRFY340, IRFY430 AND IRFY440

ESA/SCC Detail Specification No. 5205/020



# space components coordination group

		Approved by					
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy				
Issue 1	November 1994	Tomorcus	19.12				
Revision 'A'	December 1995	To nome s	Hom				



Rev. 'A'

PAGE 2

ISSUE 1

### **DOCUMENTATION CHANGE NOTICE**

Rev. Letter	Rev. Date	CHANGE Reference Item							Approved DCR No.			
	Rev. Date	P1. P2.	Cover page DCN Table 2		No. 8, added	Item		deleted	and	maximum	limits	None None



PAGE 3

ISSUE 1

# **TABLE OF CONTENTS**

1.	GENERAL	Page 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5 5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6 1.7	Functional Diagram Handling Precautions	5
2.	APPLICABLE DOCUMENTS	16
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	16
4.	REQUIREMENTS	16
4.1	General	16
4.2	Deviations from Generic Specification	16
4.2.1	Deviations from Special In-Process Controls	16
4.2.2	Deviations from Final Production Tests	17
4.2.3	Deviations from Burn-in and Electrical Measurements	17
4.2.4	Deviations from Qualification Tests	17
4.2.5	Deviations from Lot Acceptance Tests	17
4.3	Mechanical Requirements	17
4.3.1	Dimension Check	17
4.3.2	Weight	17
4.3.3	Terminal Strength	17
4.4	Materials and Finishes	17
4.4.1	Case	17
4.4.2	Lead Material and Finish	18
4.5	Marking	18
4.5.1	General	18
4.5.2	Lead Identification	18
4.5.3	The SCC Component Number	18
4.5.4	Traceability Information	18
4.6	Electrical Measurements	18
4.6.1	Electrical Measurements at Room Temperature	18
4.6.2	Electrical Measurements at High and Low Temperatures	18 19
4.6.3	Circuits for Electrical Measurements Burn-In Tests	19
4.7 4.7.1	Parameter Drift Values	19
4.7.1	Conditions for High Temperature Reverse Bias Burn- in	19
4.7.2	Conditions for Power Burn- in	19
4.7.4	Electrical Circuits for High Temperature Reverse Bias Burn- in	19
4.7.5	Electrical Circuits for Power Burn- in	19
4.7.6	Verification of Safe Operating Area	19
4.7.0	Environmental and Endurance Tests	33
4.8.1	Electrical Measurements on Completion of Environmental Tests	33
4.8.2	Electrical Measurements at Intermediate Points and on Completion of Endurance Tests	33
4.8.3	Conditions for Operating Life Tests	33
4.8.4	Electrical Circuits for Operating Life Tests	33
4.8.5	Conditions for High Temperature Storage Test	33



PAGE 4 ISSUE 1

		<u>Page</u>
4.9	Total Dose Irradiation Testing	33
4.9.1	Application	33
4.9.2	Bias Conditions	33
4.9.3	Electrical Measurements	33
TABLE	<u>s</u>	
1(a)	Type Variants	6
1(b)	Maximum Ratings	7
2	Electrical Measurements at Room Temperature, d.c. Parameters	20
	Electrical Measurements at Room Temperature, a.c. Parameters	22
3(a)	Electrical Measurements at High Temperature	25
3(b)	Electrical Measurements at Low Temperature	25
4	Parameter Drift Values	30
5(a)	Conditions for High Temperature Reverse Bias Burn-in	31
5(b)	Conditions for Power Burn-in and Operating Life Tests	31
6	Electrical Measurements at Intermediate Points and on Completion of Endurance Testing	34
7	Electrical Measurements During and on Completion of Irradiation Testing	35
FIGUR	<u>ES</u>	
1(a)	Parameter Derating Information	8
1(b)	Maximum Safe Operating Area	10
2	Physical Dimensions	14
3	Functional Diagram	15
4	Circuits for Electrical Measurement	26
5(a)	Electrical Circuit for High Temperature Reverse Bias Burn-in	32
5(b)	Electrical Circuit for Power Burn-in and Operating Life Tests	32
6	Bias Conditions for Irradiation Testing	34
APPEN	IDICES (Applicable to specific Manufacturers only)	
'Δ'	Agreed Deviations for International Rectifier Company Ltd. (G.B.)	36



PAGE

5

ISSUE 1

#### GENERAL

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for Transistors, MOSFET, Power, N-Channel, based on Types IRFY044, IRFY120, IRFY130, IRFY140, IRFY240, IRFY340, IRFY340 and IRFY440. It shall be read in conjunction with ESA/SCC Generic Specification No. 5000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type transistors specified herein, which are also covered by this specification, are listed in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the transistors specified herein, are as scheduled in Table 1(b).

#### 1.4 PARAMETER DERATING INFORMATION

The parameter derating information applicable to the transistors specified herein is shown in Figure 1(a).

The safe operating area information applicable to the transistors specified herein is shown in Figure 1(b).

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the transistors specified herein are shown in Figure 2.

#### 1.6 FUNCTIONAL DIAGRAM

The functional diagram, showing lead identification, of the transistors specified herein, is shown in Figure 3.

#### 1.7 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be taken for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 1, with a Minimum Critical Path Failure Voltage of 1000Volts.

ဖ

PAGE

ISSUE

# **TABLE 1(a) - TYPE VARIANTS**

						_			
(12) E <sub>AS</sub>	(mJ)	17.1	22.7	41.2	99.3	358	326	170	336
(11) Втн(J-С)	(°C/W)	2.1	4.1	2.8	2.1	2.1	2.1	2.8	2.1
(10) P <sub>tot</sub> (NOTE 1)	, (w)	09	30	45	09	09	09	45	90
(9) V <sub>DG</sub>	(v)								- 1
(8) I <sub>DM</sub> (MAX.)	(Apk)	08	29.5	43.2	73.6	49.6	27.6	14	22
(%08) (80%)	(V)	48	80	80	80	160	320	400	400
(6) Is (NOTE 1)	(A)	20	7.3	10.8	18.4	12.4	6.9	3.5	5.5
Z		20	4.6	7.0	11.7	7.8	4.4	2.3	3.5
(4) I <sub>D</sub> (MAX.) (NOTE 1)	( <del>A</del> )	20	7.3	10.8	18.4	12.4	6.9	3.5	5.5
(3) V <sub>DS</sub> (MAX.)	S	09	100	100	100	200	400	200	500
(2) BASED ON TYPE		IRFY044	IRFY120	IRFY130	IRFY140	IRFY240	IRFY340	IRFY430	IRFY440
(1) LEAD MATERIAL AND FINISH		H4	H	H	4H	H4	H	4H	H4
VARIANT		01	02	03	40	90	90	20	90

NOTES 1. At  $T_{case} = +25^{\circ}C$ . 2. At  $T_{case} = +100^{\circ}C$ .



PAGE ISSUE 1

#### TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Drain Source Voltage	V <sub>DS</sub>	Table 1(a) Column 3	V	
2	Gate Source Voltage	V <sub>GS</sub>	±20	V	
3	Drain Gate Voltage	$V_{DG}$	Table 1(a) Column 9	V	
4	Drain Current (Continuous)	I <sub>D</sub>	Table 1(a) Column 4	Α	At T <sub>case</sub> = +25°C Note 1
5	Drain Current (Continuous)	I <sub>D</sub>	Table 1(a) Column 5	Α	At T <sub>case</sub> = +100°C Note 1
6	Source Current (Continuous)	ls	Table 1(a) Column 6	А	At T <sub>case</sub> = +25°C Note 1
7	Drain Current Pulsed (Peak)	I <sub>DM</sub>	Table 1(a) Column 8	Apk	·
8	Total Power Dissipation	P <sub>tot</sub>	Table 1(a) Column 10	W	Note 2
9	Operating Temperature Range	T <sub>op</sub>	-55 to +150	°C	T <sub>amb</sub>
10	Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C	
11	Soldering Temperature	T <sub>sol</sub>	+300	°C	Note 3
12	Thermal Resistance (Junction to Case)	R <sub>TH(J-C)</sub>	Table 1(a) Column 11	°C/W	
13	Avalanche Energy	E <sub>AS</sub>	Table 1(a) Column 12	mJ	

NOTES 1. For  $T_{case} > +25$ °C, derate as follows:-

$$I_D = \sqrt{\frac{P(rated)}{K}}$$
 where:  $P(rated) = P_{tot} - (T_{case} - 25)P_{tot}/125$ .  
 $K = rated r_{DS(ON)}$  at  $T_J = +150$ °C.

- 2. At  $T_{case} \le$  +25°C. For derating at  $T_{case}$ > +25°C, see Figure 1(a).
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.




PAGE 8


ISSUE 1

#### FIGURE 1(a) - PARAMETER DERATING INFORMATION

VARIANTS 01, 04, 05, 06, 08



Power Dissipation versus Temperature




Power Dissipation versus Temperature

PAGE 9

ISSUE 1

# FIGURE 1(a) - PARAMETER DERATING INFORMATION (CONTINUED)






Power Dissipation versus Temperature




PAGE 10

ISSUE -

#### FIGURE 1(b) - MAXIMUM SAFE OPERATING AREA



**NOTES** 1. See Para. 4.7.6.







PAGE 11

ISSUE 1

#### FIGURE 1(b) - MAXIMUM SAFE OPERATING AREA (CONTINUED)



**NOTES** 1. See Para. 4.7.6.







PAGE 12

ISSUE 1

#### FIGURE 1(b) - MAXIMUM SAFE OPERATING AREA (CONTINUED)



**NOTES** 1. See Para. 4.7.6.







PAGE 13

ISSUE 1

#### FIGURE 1(b) - MAXIMUM SAFE OPERATING AREA (CONTINUED)



**NOTES** 1. See Para. 4.7.6.







PAGE 14

ISSUE 1

#### **FIGURE 2 - PHYSICAL DIMENSIONS**





SYMBOL	MILLIMETRES				
STIVIBUL	MIN.	MAX.			
Α	4.45	4.95			
Øb	0.90	1.10			
D	16.30	16.70			
E	10.40	10.80			
е	2.34	2.74			
e1	4.88	5.28			
F	0.60	1.00			
H1	5.70	6.10			
J1	2.45	2.95			
L	12.70	14.70			
ØP	3.40	3.80			
Q	2.80	3.20			

# **NOTES**


- 1. All 3 leads.
- 2. Corner radii (6 places) are uncontrolled.



PAGE 15

ISSUE 1

# **FIGURE 3 - FUNCTIONAL DIAGRAM**



TERMINAL	VARIANTS 01 TO 08
1	Gate
2	Drain
3	Source

# **NOTES**

1. The drain is electrically isolated from the case.



PAGE 16

ISSUE 1

#### 2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 5000 for Discrete Semiconductor Components.
- (b) ESA/SCC Basic Specification No. 21400, Scanning Electron Microscope (SEM) Inspection of Semiconductor Dice.
- (c) MIL-STD-202, Test Methods for Electronic and Electrical Component Parts.
- (d) MIL-STD-750, Test Methods and Procedures for Semiconductor Devices.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

I<sub>GSS</sub> = Gate to Source Leakage Current.

B<sub>VGSS</sub> = Gate to Source Breakdown Voltage.

 $V_{GS(th)} = Gate Threshold Voltage.$   $V_{GS} = Gate to Source Voltage.$   $V_{DG} = Drain to Gate Voltage.$ 

V<sub>DS</sub> = Drain to Source Voltage.

V<sub>SD</sub> = Source to Drain Diode Forward Voltage.

gfs = Forward Transfer Conductance.

C<sub>iss</sub> = Common Source Input Capacitance.

C<sub>oss</sub> = Common Source Output Capacitance.

 $C_{rss}$  = Common Source Reverse Transfer Capacitance.

I<sub>S</sub> = Source Current. I<sub>D</sub> = Drain Current.

Ri = Insulation Resistance, Pins to Case.

 $E_{AS}$  = Avalanche Energy.

#### 4. REQUIREMENTS

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 5000 for Discrete Semiconductor Components. Deviations from the Generic Specification applicable to this specification only, are listed in Para, 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

#### 4.2.1 Deviations from Special In-process Controls

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: If specified in a Purchase Order, shall be performed during procurement on a lot acceptance basis at the total dose irradiation level specified in the Purchase Order.



PAGE 17

ISSUE

(c) For testing levels 'B' and 'C', a Scanning Electron Microscope (SEM) inspection shall be performed on samples from each metallisation lot in accordance with ESA/SCC Basic Specification No. 21400. The SEM inspection shall include the gate finger area plus 3 randomly selected transistor cells, magnification ×2000 viewed from above and with the die tilted about 60°.

#### 4.2.2 Deviations from Final Production Tests (Chart II)

(a) Para. 9.5.1, "Thermal Shock": Shall be performed using the following test conditions for 5 cycles:-

Low temperature =  $-55(+5-0)^{\circ}$ C. High temperature =  $+150(+0-5)^{\circ}$ C.

(b) An Inductive Avalanche test is to be performed on a 100% basis. The energy pulse to be applied is shown in Table 1(a) column 12 of this specification. The circuit for this test is shown in Figure 4(d) of this specification.

#### 4.2.3 Deviations from Burn-in and Electrical Measurements (Chart III)

- (a) Para. 7.1.1(b), "Power Burn-in": The duration shall be 240 hours. Parameter drift measurements shall be performed at 0 hours and 240 ± 24 hours.
- (b) Para. 9.12, "Radiographic Inspection": Shall be performed in Configuration G, View 1 only.

#### 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the transistors specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 <u>Weight</u>

The maximum weight of the transistors specified herein shall be 4.2 grammes.

#### 4.3.3 Terminal Strength

The requirements for terminal strength testing are specified in Section 9 of ESA/SCC Generic Specification No. 5000. The test conditions shall be as follows:-

Test Condition: 'E' (Lead Fatigue).

Applied Force : 10 Newtons, 3 bends at 45°.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the transistors specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 Case

Metal case, hermetically sealed, similar to JEDEC TO-257.



PAGE 18

ISSUE 1

#### 4.4.2 Lead Material and Finish

The lead material shall be Type 'H' with Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500.

#### 4.5 MARKING

#### 4.5.1 General

The marking of components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700 and the following paragraphs. When the component is too small to accommodate all of the marking specified, as much as space permits shall be marked and the marking information, in full, shall accompany the component in its primary package.

The information to be marked and the order of precedence, shall be as follows:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

Lead identification shall be as shown in Figures 2 and 3.

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	520502001BF
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable) ————————————————————————————————————	
Total Dose Irradiation Level (if applicable)-	

The Total Dose Irradiation level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 <u>ELECTRICAL MEASUREMENTS</u>

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0-5)$  and -55(+5-0) °C respectively.



PAGE 19

ISSUE 1

#### 4.6.3 Circuits for Electrical Measurements

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb}$  = +22 ±3 °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for High Temperature Reverse Bias Burn-in

The requirements for H.T.R.B. burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 5000. The conditions for H.T.R.B. burn-in shall be as specified in Table 5(a) of this specification.

#### 4.7.3 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5(b) of this specification.

#### 4.7.4 Electrical Circuits for High Temperature Reverse Bias Burn-in

A circuit for use in performing the H.T.R.B. burn-in test is shown in Figure 5(a) of this specification.

#### 4.7.5 Electrical Circuits for Power Burn-in

A circuit for use in performing the power burn-in test is shown in Figure 5(b) of this specification.

#### 4.7.6 Verification of Safe Operating Area

The requirements for verification of safe operating area testing are specified in Section 9 of ESA/SCC Generic Specification No. 5000.

The test shall be performed twice in accordance with MIL-STD-750, Method 3474 and Figures 1(b) and 4(a) of this specification, at  $T_{case} = +25 \pm 10$ °C and  $T_i = +150$ °C maximum.



Rev. 'A'

PAGE 20

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

	OLIADA OTEDIOTIOO	C)/MDOI	MIL-STD 750	TEST CONDITIONS	LIMIT TEST CONDITIONS		
No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST CONDITIONS	MIN	MAX	UNIT
1	Breakdown Voltage Drain to Source	B <sub>VDSS</sub>	3407 Bias Cond. 'C'	I <sub>D</sub> = 0.25mA V <sub>GS</sub> = 0V Variant 01 Variants 02, 03, 04 Variant 05 Variant 06 Variants 07, 08	60 100 200 400 500		V
2	Gate Threshold Voltage	V <sub>GS(th)</sub>	3403	V <sub>DS</sub> ≥V <sub>GS</sub> I <sub>D</sub> = 1.0mA	2.0	4.0	V
3 to 4	Gate to Source Leakage Current	lgss	3411 Bias Cond. 'C'	$V_{DS} = 0V$ , $V_{GS} = 20V$ $V_{GS} = -20V$		100 - 100	nA
5	Drain Current	I <sub>DSS</sub>	3413 Bias Cond. 'C'	V <sub>DS</sub> = Note 2 V <sub>GS</sub> = 0V	-	0.25	mA
6	Drain Source On Resistance	<sup>r</sup> DS(ON)	3421	$V_{GS} = 10V$ Variant 01: $I_D = 20A$ Variant 02: $I_D = 5.0A$ Variant 03: $I_D = 7.0A$ Variant 04: $I_D = 12A$ Variant 05: $I_D = 8.0A$ Variant 06: $I_D = 5.0A$ Variant 07: $I_D = 2.5A$ Variant 08: $I_D = 3.5A$ Notes 1 and 4		0.035 0.310 0.190 0.092 0.190 0.550 1.500 0.850	Ω
7	Drain Source On Voltage	V <sub>DS(ON)</sub>	3405	$V_{GS}$ = 10V Variant 01: $I_D$ = 20A Variant 02: $I_D$ = 5.0A Variant 03: $I_D$ = 7.0A Variant 04: $I_D$ = 12A Variant 05: $I_D$ = 8.0A Variant 06: $I_D$ = 5.0A Variant 07: $I_D$ = 2.5A Variant 08: $I_D$ = 3.5A Notes 1 and 4		1.02 1.24 1.52 1.38 1.90 2.75 3.75 3.40	V
8	Source to Drain Diode Forward Voltage	V <sub>SD</sub>	4011	$V_{GS} = 10V$ Variant 01: $I_S = 20A$ Variant 02: $I_S = 7.3A$ Variant 03: $I_S = 10.8A$ Variant 04: $I_S = 18.4A$ Variant 05: $I_S = 12.4A$ Variant 06: $I_S = 6.9A$ Variant 07: $I_S = 3.5A$ Variant 08: $I_S = 5.5A$ Note 1		2.5 2.5 2.5 2.5 2.0 2.0 1.6 2.0	V



PAGE 21 ISSUE 1

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No. CHARACTERISTICS	CHARACTERISTICS	SYMBOL	MIL-STD 750	TEST CONDITIONS	LIMITS		UNIT
	STIVIBOL	TEST METHOD	TEST CONDITIONS	MIN	MAX		
9	Insulation Resistance	Ri	MIL-STD-202 Method 302 Condition 'C'	Note 5	100	-	МΩ

#### **NOTES**

- 1. Pulsed Measurement: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2.0%.
- 2. See Column 3 of Table 1(a).
- 3. See Column 7 of Table 1(a).
- 4. Measured within 2.0mm of case.
- 5. Between linked pins and case, electrification time ≥40µsec.
- 6. Measurements to be performed on a sample basis, LTPD7.



PAGE 22 ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	4 18 117
INO.	CHARACTERISTICS	STIVIBUL	MIL-STD 750	FIG.	(NOTE 6)	MIN	MAX	UNIT
10	Forward Transconductance	gfs	3455	-	$V_{DS} = 10V$ Variant 01: $I_D = 29A$ Variant 02: $I_D = 5.0A$ Variant 03: $I_D = 7.0A$ Variant 04: $I_D = 12A$ Variant 05: $I_D = 8.0A$ Variant 06: $I_D = 5.0A$ Variant 07: $I_D = 2.5A$ Variant 08: $I_D = 3.5A$ Note 1	17 1.5 4.0 6.0 6.0 4.0 2.5 4.0		S
11	Turn-on Delay Time	t <sub>d</sub> (ON)	3472	4(b)	$\begin{array}{lll} R_G = 4.7\Omega \\ \text{Variant 01:} & I_D = 20A \\ & V_{DD} = 30V \\ \text{Variant 02:} & I_D = 5.0A \\ & V_{DD} = 50V \\ \text{Variant 03:} & I_D = 7.0A \\ & V_{DD} = 50V \\ \text{Variant 04:} & I_D = 12A \\ & V_{DD} = 50V \\ \text{Variant 05:} & I_D = 8.0A \\ & V_{DD} = 100V \\ \text{Variant 06:} & I_D = 5.0A \\ & V_{DD} = 200V \\ \text{Variant 07:} & I_D = 2.5A \\ & V_{DD} = 250V \\ \text{Variant 08:} & I_D = 3.5A \\ & V_{DD} = 250V \\ \end{array}$		25 25 30 30 30 30 30 30	ns
12	Rise Time	t <sub>r</sub>	3472	4(b)	$\begin{array}{lll} R_G = 4.7\Omega \\ \text{Variant 01:} & I_D = 20A \\ & V_{DD} = 30V \\ \text{Variant 02:} & I_D = 5.0A \\ & V_{DD} = 50V \\ \text{Variant 03:} & I_D = 7.0A \\ & V_{DD} = 50V \\ \text{Variant 04:} & I_D = 12A \\ & V_{DD} = 50V \\ \text{Variant 05:} & I_D = 8.0A \\ & V_{DD} = 100V \\ \text{Variant 06:} & I_D = 5.0A \\ & V_{DD} = 200V \\ \text{Variant 07:} & I_D = 2.5A \\ & V_{DD} = 250V \\ \text{Variant 08:} & I_D = 3.5A \\ & V_{DD} = 250V \\ \end{array}$		70 60 60 60 60 50 40	ns



PAGE 23

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	
No.	CHARACTERISTICS	SYMBOL	MIL-STD 750	FIG.	(NOTE 6)	MIN	MAX	UNIT
13	Turn-off Delay Time	t <sub>d(OFF)</sub>	3472	4(b)	$R_G = 4.7\Omega$ Variant 01: $I_D = 20A$	-	70	ns
					$V_{DD} = 30V$ Variant 02: $I_D = 5.0A$	-	40	
					$V_{DD} = 50V$ Variant 03: $I_D = 7.0A$	-	40	
					$V_{DD} = 50V$ Variant 04: $I_D = 12A$ $V_{DD} = 50V$	-	80	
					Variant 05: $I_D = 8.0A$ $V_{DD} = 100V$	-	80	
					Variant 06: $I_D = 5.0A$ $V_{DD} = 200V$	-	90	
					Variant 07: I <sub>D</sub> = 2.5A V <sub>DD</sub> = 250V	-	55	
					Variant 08: $I_D = 3.5A$ $V_{DD} = 250V$	-	90	
14	Fall Time	t <sub>f</sub>	3472	4(b)	$R_G = 4.7\Omega$ Variant 01: $I_D = 20A$	_	40	ns
					$V_{DD} = 30V$ Variant 02: $I_{D} = 5.0A$	-	40	
					$V_{DD} = 50V$ Variant 03: $I_{D} = 7.0A$ $V_{DD} = 50V$	-	30	
					V <sub>DD</sub> = 50V Variant 04: I <sub>D</sub> = 12A V <sub>DD</sub> = 50V	· -	30	
					Variant 05: I <sub>D</sub> = 8.0A V <sub>DD</sub> = 100V	-	60	
	·				Variant 06: I <sub>D</sub> = 5.0A V <sub>DD</sub> = 200V	-	60	
					Variant 07: $I_D = 2.5A$ $V_{DD} = 250V$	-	50	
					Variant 08: $I_D = 3.5A$ $V_{DD} = 250V$	-	50	
15	Common Source Input Capacitance	C <sub>iss</sub>	3431	-	V <sub>DS</sub> = 25V V <sub>GS</sub> = 0V, f = 1.0MHz Variant 01 Variant 02 Variant 03 Variant 04 Variant 05 Variant 06 Variant 07 Variant 08	1500 200 450 1200 1000 1000 450 1000	3000 600 900 1800 1600 900 1600	pF



PAGE 24

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	LINUT
NO.	CHARACTERISTICS	STIVIDOL	MIL-STD 750	FIG.	(NOTE 6)	MIN	MAX	UNIT
16	Common Source Output Capacitance	$C_{oss}$	3453	4(c)	V <sub>DS</sub> = 25V V <sub>GS</sub> = 0V, f = 1.0MHz Variant 01 Variant 02 Variant 03 Variant 04 Variant 05 Variant 06 Variant 07 Variant 08	800 100 150 400 300 250 100	1400 400 500 800 750 450 250 400	pF
17	Common Source Reverse Transfer Capacitance	C <sub>rss</sub>	3433	-	V <sub>DS</sub> = 25V V <sub>GS</sub> = 0V, f = 1.0MHz Variant 01 Variant 02 Variant 03 Variant 04 Variant 05 Variant 06 Variant 07 Variant 08	80 10 20 50 50 70 40 50	300 50 100 200 200 300 100 200	pF



PAGE 25

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE

No.	CHARACTERISTICS	SYMBOL	MIL-STD 750	TEST CONDITIONS	LIMITS		UNIT
INO.	CHARACTERISTICS	STIVIDOL	TEST METHOD	TEST CONDITIONS	MIN	MAX	UNIT
2	Gate Threshold Voltage	V <sub>GS(th)</sub>	3403	$V_{DS} \ge V_{GS}$ $I_D = 1.0 \text{mA}$	1.0	-	V
3 to 4	Gate to Source Leakage Current	Igss	3411 Bias Cond. 'C'	$V_{DS} = 0V$ , $V_{GS} = 20V$ $V_{GS} = -20V$		200 -200	nA
5	Drain Current	I <sub>DSS</sub>	3413 Bias Cond. 'C'	V <sub>DS</sub> = Note 3 V <sub>GS</sub> = 0V	-	1.0	mA
6	Drain Source On Resistance	<sup>r</sup> DS(ON)	3421	$V_{GS} = 10V$ Variant 01: $I_D = 20A$ Variant 02: $I_D = 5.0A$ Variant 03: $I_D = 7.0A$ Variant 04: $I_D = 12A$ Variant 05: $I_D = 8.0A$ Variant 06: $I_D = 5.0A$ Variant 07: $I_D = 2.5A$ Variant 08: $I_D = 3.5A$		0.063 0.543 0.333 0.156 0.342 1.073 3.075 1.700	Ω

NOTES: See Page 21.

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE


No.	CHARACTERISTICS	SYMBOL	MIL-STD 750 TEST METHOD	TEST CONDITIONS	LIMITS		UNIT
					MIN	MAX	CIVIT
2	Gate Threshold Voltage	V <sub>GS(th)</sub>	3403	V <sub>DS</sub> ≥V <sub>GS</sub> I <sub>D</sub> =1.0mA	-	5.0	V

PAGE 26

ISSUE

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

#### FIGURE 4(a) - SAFE OPERATING AREA TEST CIRCUIT



R1 = Variable resistor.

 $R2 = 20k\Omega$ .

 $R3 = 20k\Omega$ .

 $R4 = 47\Omega$ .

Variant 01	Test 1	Test 2
01	$V_{DS} = 48V$ , $I_D = 1.25A$	$V_{DS} = 3.0V, I_{D} = 20A$
02	$V_{DS} = 80V, I_D = 0.37A$	$V_{DS} = 5.0V, I_{D} = 6.0A$
03	$V_{DS} = 80V, I_D = 0.56A$	$V_{DS} = 4.0V$ , $I_{D} = 11.2A$
04	$V_{DS} = 80V, I_D = 0.75A$	$V_{DS} = 4.0V$ , $I_{D} = 15A$
05	$V_{DS} = 160V, I_D = 0.37A$	$V_{DS} = 5.0V, I_{D} = 12A$
06	$V_{DS} = 199V, I_{D} = 0.30A$	$V_{DS} = 9.0V$ , $I_{D} = 6.66A$
07	$V_{DS} = 199V, I_{D} = 0.22A$	$V_{DS} = 13V, I_D = 3.45A$
08	$V_{DS} = 199V, I_{D} = 0.30A$	$V_{DS} = 9.0V, I_{D} = 6.5A$

R<sub>S</sub> is non inductive and selected such that I<sub>D</sub>×R<sub>S</sub> gives the specified voltage of 1.5V to 3.5V.

#### Test Method for Both Tests

Using a 0.1 second pulse width with a minimum of 1 minute between pulses, increase  $V_{GS}$  and the Drain Supply Voltage until the specified value of  $I_D$  and  $V_{DS}$  are obtained. A load resistor,  $R_L$ , shall be used and shall be selected such that  $I_D \times R_L = 2.5 \pm 1.0 \text{V}$ .


#### **Electrical Measurements**

After performing both tests, electrical measurements Nos. 1 to 8 inclusive of Table 2 shall be repeated.

PAGE 27 ISSUE 1


#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(b) - SWITCHING TIMES TEST CIRCUIT



#### **NOTES**

- 1. 0063 case grounded.
- 2. Grounded connections common to ground plane on board.
- 3. Pulse width ≤3.0s, Period ≤1.0ms, Amplitude = 0V to 10V.



#### **NOTES**

- 1. When measuring rise time, V<sub>GS(ON)</sub> shall be as specified on the input waveform.
- 2. When measuring fall time, V<sub>GS(OFF)</sub> shall be as specified on the input waveform.
- 3. The input transition and drain voltage response detector shall have rise and fall response times such that doubling these responses will not affect the results greater than the precision of measurement.
- 4. The current shall be sufficiently small so that doubling it does not affect test results greater than the precision of measurement.




PAGE 28

ISSUE 1

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(c) - COMMON SOURCE OUTPUT CAPACITANCE



#### **PROCEDURE**


The capacitors C1 and C2 shall present apparent short circuits at the test frequency. L1 and L2 shall present a high a.c. impedance at the test frequency for isolation. The bridge shall have low d.c. resistance between its output terminals and should be capable of carrying the test current without affecting the desired accuracy of measurement.


PAGE 29

ISSUE 1

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(d) - UNCLAMPED INDUCTIVE AVALANCHE TEST CIRCUIT







PAGE 30

ISSUE 1

### **TABLE 4 - PARAMETER DRIFT VALUES**

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2	Gate Threshold Voltage	V <sub>GS(th)</sub>	As per Table 2	As per Table 2	± 20	%
3 to 4	Gate to Source Leakage Current	lgss	As per Table 2	As per Table 2	±20 or (1) ±100	nA %
5	Drain Current	I <sub>DSS</sub>	As per Table 2	As per Table 2	±25 or (1) ±100	μA %
6	Drain-Source On Resistance	r <sub>DS(ON)</sub>	As per Table 2	As per Table 2	± 20	%

NOTES

1. Whichever is greater referred to the initial value.



PAGE 31

ISSUE 1

#### TABLE 5(a) - CONDITIONS FOR HIGH TEMPERATURE REVERSE BIAS BURN-IN

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 150( + 0 - 5)	°C
2	Drain Source Voltage	V <sub>DS</sub>	Variant 01: 48 Variants 02, 03, 04: 80 Variant 05: 160 Variant 06: 320 Variants 07, 08: 400	V
3	Gate Source Voltage	$V_{GS}$	0	V
4	Duration	t	72	Hrs

#### TABLE 5(b) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Junction Temperature	TJ	140 ± 10 (1)	°C
2	Minimum Drain Source Voltage	$V_{DS}$	10	V
3	Gate Source Voltage	V <sub>GS</sub>	1.0 to 16	٧

#### **NOTES**

1. Using the circuit shown in Figure 5(b), power shall be applied to the device to achieve the specified junction temperature. The junction temperature (T<sub>J</sub>) should be determined as follows:-

 $T_J = (P_T) \times (R_{TH(J-C)}) + T_{case}$ 

 $P_T = (V_{DS}) \times (I_D).$ 


 $R_{TH(J-C)}$  = See column 11 of Table 1(a).

 $T_{case}$  = Measured value at the hottest point on the case.


PAGE 32

ISSUE 1

#### FIGURE 5(a) - ELECTRICAL CIRCUIT FOR HIGH TEMPERATURE REVERSE BIAS BURN-IN



### FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN AND OPERATING LIFE TESTS





PAGE 33

ISSUE 1

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 15000)</u>

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 2 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb}$  = +22 ± 3 °C.

#### 4.8.2 <u>Electrical Measurements at Intermediate Points and on Completion of Endurance Tests</u>

The parameters to be measured at intermediate points and on completion of endurance tests are scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.3 Conditions for Operation Life Tests (Part of Endurance Testing)

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 5000. The conditions for operating life testing shall be the same as specified in Table 5(b) for the burn-in test.

#### 4.8.4 Electrical Circuits for Operating Life Tests

The circuit to be used for performance of the operating life tests shall be the same as shown in Figure 5(b) for the burn-in test.

#### 4.8.5 Conditions for High Temperature Storage Test (Part of Endurance Testing)

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 5000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

#### 4.9 TOTAL DOSE IRRADIATION TESTING

#### 4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

#### 4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.




PAGE 34

ISSUE 1

# TABLE 6 - ELECTRICAL MEASUREMENTS AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	LIMITS		UNIT
NO. CF	CHANACTERISTICS				MIN.	MAX.	ONIT
2	Gate Threshold Voltage	V <sub>GS(th)</sub>	As per Table 2	As per Table 2	2.0	4.0	V
3 to 4	Gate to Source Leakage Current	I <sub>GSS</sub>	As per Table 2	As per Table 2	-	100 -100	nA
5	Drain Current	I <sub>DSS</sub>	As per Table 2	As per Table 2	-	0.25	mA

#### FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



#### **NOTES**

1. 100% of Table 1(a), Column 3.



PAGE 35


ISSUE 1

# TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2	Gate Threshold Voltage	V <sub>GS(th)</sub>	As per Table 2	As per Table 2	Note 1	٧

#### **NOTES**

1. The graph given below shall be used to determine the maximum permitted change.





PAGE 36

ISSUE 1

# APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR INTERNATIONAL RECTIFIER COMPANY LTD. (G.B.)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.2	(a) An "Isolation" test between terminals and case may be performed on 100% basis at any time during Chart II using the following conditions:-
	Test Voltage: 1000V
	Visual Inspection for "flashover" during the test.
	(b) Para. 9.7, "Particle Impact Noise Detection (PIND)" test shall not be performed as the cavity is filled with gel.