



From Latent Tracks to Latent Defects

A. D. Touboul

Antoine.Touboul@ies.univ-montp2.fr

IES-UMR 5214

Montpellier 2 University, France


January 27-29, ESA QCA Day



HISTORY AND MOTIVATION : LATENT TRACKS FIRST OBSERVATION



Price & Walker (1962)
J. Appl. Phys. 33, 3407-3412



^{238}U fission fragment tracks on mica

What kind of effects
might have such
latent tracks on
microelectronics ?

**Ion Track diameter
~20 nm**

Historically first direct observation
of fission fragment tracks :
Silk & Barnes (1959)



OUTLINE



Material study
based on Atomic Force
Microscopy observations of basic
 SiO_2 -Si structures



**Morphological characterization
of ion latent tracks in SiO_2 and
at the SiO_2 -Si interface**

Electrical study
based on classical characterizations
of MOS transistors ($I_g V_g$ and
 $I_d V_g$ subthreshold measurements)
after irradiation.

**Summary of the effects
occurring on the device
operating**

Post Irradiation Electrical Stress,
Thermal Annealing as a discriminating process

**Latent Defects Activation, Lifetime evolution,
Correlation with structural modifications**



- Observation of heavy ion-induced silicon bumps at the SiO₂-Si interface


[Appl. Phys. Lett., vol 88, 041906-1 (2006)]

Correlation to other contribution works:

- Chaudhari et al. reported a crystallization effect within the SiO₂ layer after a similar irradiation
- Rodichev reported a crystallization threshold LET about 3 keV/nm on SiO_x-Si structures



■ Grazing angle, $\theta = 1^\circ$



Pb, 940 MeV on SiO_2 -Si at 1°

e_{ox} : 11.8 nm


Φ : $5.10^{10} \text{ cm}^{-2}$

LET: $104 \text{ MeV.cm}^2.\text{mg}^{-1}$

GANIL
GRAND ACCELERATEUR NATIONAL D'IONS LOURDS
LABORATOIRE COMMUN DSM/CEA-IN2P3/CNRS



Nanodot trail



- Heavy ion induced structural modifications on SiO_2
- Typical shape: Nanodot trail
- Discontinuous energy deposition along the ion path

[Appl. Phys. Lett. 90, 073116 (2007)]



ION TRACKS OXIDE THICKNESS DEPENDANCE




Pb, 940 MeV on SiO₂-Si at 1°

e_{ox} : 11.8 nm


Φ : 5.10^{10} cm⁻²

LET : 104 MeV.cm².mg⁻¹

GANIL
GRAND ACCELERATEUR NATIONAL D'IONS LOURDS
LABORATOIRE COMMUN DSM/CEA-IN2P3/CNRS



$e_{ox} = 50$ nm, 10 nm, 4 nm



$e_{ox} = 2$ nm

- Ion tracks are formed for oxide thickness upper than 2 nm
- Thin oxides might be immune regarding track formation

[J. Appl. Phys. vol 102, 124306.1-4 (2007)]



- Isochronal annealing Step: 50°C during 10 min
T: 150°C to 350°C

Pb, 940 MeV on SiO₂-Si at 1°


e_{ox} : 11.8 nm

Φ : $5.10^{10} \text{ cm}^{-2}$

LET : $104 \text{ MeV.cm}^2.\text{mg}^{-1}$

GANIL
GRAND ACCELERATEUR NATIONAL D'IONS LOURDS
LABORATOIRE COMMUN DSM/CEA-IN2P3/CNRS

Before annealing



After annealing

- Structural modifications (i.e. Nanodot trails) are still visible after isochronal annealing
- No annealing effect on ion-induced morphological defects



EXPERIMENTS

Heavy ion irradiation
of MOS transistors



EXPERIMENTAL SET-UP, ELECTRICAL CHARACTERIZATION



- Heavy ion irradiation (GANIL, Caen, France)
 - 940 MeV Pb, LET = 104 MeV.cm².mg⁻¹,
 - Fluence: 1x10⁷ to 1x10⁸ cm⁻²
- MOS devices
 - $t_{\text{ox}} = 9.5$ nm (technology node 0.5 μm)
 - $A_G = 0.04$ mm²
 - p-Si substrate




- $I_G(V_G)$ **Gate leakage current**
- Subthreshold $I_{\text{DS}}(V_G)$
 - **Interface states density (N_{it} variation)**
 - **Oxide trapped charges density (N_{ot} variation)**

Before irradiation / After irradiation / After isochronal annealing



HEAVY ION-INDUCED LEAKAGE CURRENT



Heavy ion irradiation induced:

➔ RILC (Neutral traps)

➔ Slight increase of Nit

Full recovery of RILC @ 300°C / Nit @ 350°C



- Heavy ion irradiation
 - RILC
 - ΔN_{it} increase
 - No ΔN_{ot} variation
 - Isochronal annealing and eventual recovery of both RILC and ΔN_{it} [IEEE Tran. Nuc. Sc., 55-6 (2008)]
- => Apparent recovery of the electrical characteristics of the irradiated parts...**



EXPERIMENTS


Post Irradiation Electrical Stress



- MOS devices
 - Non-irradiated devices subjected or not to thermal annealing
 - Irradiated devices subjected or not to thermal annealing
- Constant Voltage Stress (CVS) @ $V_G = -12 \text{ V}$
 - ➔ t_{BD} , Q_{BD}




CHARGE TO BREAKDOWN EVOLUTION, Q_{BD}



Decrease of Q_{BD}
after heavy ion irradiation,
even on thermally
annealed devices

- ✓ No full recovery after heavy ion irradiation
- ✓ Structural modifications are kept in material's memory
- ✓ Influence of structural modifications on triggering breakdown

N_{it} AND N_{ot} EVOLUTION DURING POST IRRADIATION ELECTRICAL STRESS



Interface state and
oxide trap
densities do not
influence the
triggering of
premature
breakdown.

Structural modifications might act as an
extra contribution leading to premature breakdown



- **Preliminary study on elementary MOS transistors**
 - Heavy Ion latent tracks might not be formed on ultrathin oxide devices
 - Latent defects, when created, are not removable using thermal annealing
 - After irradiation : decrease of t_{BD} and Q_{BD}
 - Decrease of t_{BD} , Q_{BD} even after thermal annealing : That might connect latent tracks (i.e. Structural modifications) to latent defects
- **On the Post Irradiation electrical Stress :**
 - Needs to be carefully and precisely defined ...
 - Indeed, from the physics, no oxide can be immune to breakdown, it is just a matter of time
 - Some reliable indicators might be t_{BD} or even better Q_{BD}