

european space agency agence spatiale européenne

Pages 1 to 21

TRANSISTORS, QUADRUPLE, NPN SILICON ARRAY, BASED ON TYPE S502T

ESA/SCC Detail Specification No. 5207/020



space components coordination group

	·	Approved by			
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy		
Issue 1	October 1987	-	1 0		
Revision 'A'	February 1992	Ponomicus	1 lest		
Revision 'B'	August 1996	Sa mill	Aorm		



Rev. 'B'

PAGE 2

ISSUE 1

DOCUMENTATION CHANGE NOTICE

Rev.	Rev.	CHANGE	Approved
Letter	Date	Reference Item	DCR No.
'A'	Feb. '92	P1. Cover page P2. DCN P5. Para. 1.2 : Paragraph amended P10. Para. 2 : "ESA/SCC Basic Spec. No. 23500" added Para. 4.2.2 : Bond Strength and Die Shear Test deviations deleted : PIND deviation deleted P11. Para. 4.2.4 : Bond Strength and Die Shear Test deviations deleted : Note 2 deleted	21043
		This document has been transferred from hardcopy to electronic format. The content is unchanged but minor differences in presentation exist.	
'B'	Aug. '96	P1. Cover page P2. DCN P5. Para. 1.7 : Text amended	None None 21083



PAGE 3

ISSUE 1

TABLE OF CONTENTS

1.	GENERAL	<u>Page</u> 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Functional Diagram	5
1.7	High Temperature Test Precautions	5
2.	APPLICABLE DOCUMENTS	10
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	10
4.	REQUIREMENTS	10
4.1	General	10
4.2	Deviations from Generic Specification	10
4.2.1	Deviations from Special In-process Controls	10
4.2.2	Deviations from Final Production Tests (Chart II)	10
4.2.3	Deviations from Burn-in and Electrical Measurements (Chart III)	11
4.2.4	Deviations from Qualification Tests (Chart IV)	11
4.2.5	Deviations from Lot Acceptance Tests (Chart V)	11
4.3	Mechanical Requirements	11
4.3.1	Dimension Check	11
4.3.2	Weight	11
4.3.3	Terminal Strength	11
4.4	Materials and Finishes	12
4.4.1	Case	12
4.4.2	Lead Material and Finish	12
4.5	Marking	12
4.5.1	General	12
4.5.2	Lead Identification	12
4.5.3	The SCC Component Number	12
4.5.4	Traceability Information	13
4.5.5	Marking of Small Components	13



PAGE 4

ISSUE 1

		Page
4.6	Electrical Measurements	13
4.6.1	Electrical Measurements at Room Temperature	13
4.6.2	Electrical Measurements at High and Low Temperatures	13
4.6.3	Circuits for Electrical Measurements	13
4.7	Burn-in Tests	14
4.7.1	Parameter Drift Values	14
4.7.2	Conditions for Power Burn-in	14
4.7.3	Electrical Circuits for Power Burn-in	14
4.8	Environmental and Endurance Tests	20
4.8.1	Electrical Measurements on Completion of Environmental Tests	20
4.8.2	Electrical Measurements at Intermediate Points and on Completion of Endurance Tests	20
4.8.3	Conditions for Operating Life Tests (Part of Endurance Testing)	20
4.8.4	Electrical Circuits for Operating Life Tests	20
4.8.5	Conditions for High Temperature Storage Test (Part of Endurance Testing)	20
TABLE	<u>:s</u>	
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature - d.c. Parameters	15
	Electrical Measurements at Room Temperature - a.c. Parameters	16
3	Electrical Measurements at High and Low Temperatures	18
4	Parameter Drift Values	18
5	Conditions for Power Burn-in and Operating Life Tests	19
6	Electrical Measurements at Intermediate Points and on Completion of Endurance Testing	21
FIGUR	<u>ES</u>	
1	Parameter Derating Information	7
2	Physical Dimensions	8
3	Functional Diagram and Pin Assignment	9
4	Test Circuit	17
5	Electrical Circuit for Power Burn-in and Operating Life Tests	19

APPENDICES (Applicable to specific Manufacturers only)

None.



Rev. 'B'

PAGE 5

ISSUE 1

1. **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a Transistor, Quadruple, NPN Silicon Array, based on Type S502T.

It shall be read in conjunction with ESA/SCC Generic Specification No. 5000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

See Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the transistor array specified herein are scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION

The derating information applicable to the transistor array specified herein is shown in Figure 1.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the transistor array specified herein are shown in Figure 2.

1.6 FUNCTIONAL DIAGRAM

The functional diagram showing lead identification, of the transistor array specified herein, is shown in Figure 3.

1.7 HIGH TEMPERATURE TEST PRECAUTIONS

For tin-lead plated or solder-dipped lead finish, all tests to be performed at a temperature that exceeds + 125°C shall be carried out in a 100% inert atmosphere.



PAGE 6

ISSUE 1

TABLE 1(a) - TYPE VARIANTS

VARIANT	BASED ON TYPE	CASE	FIGURE	LEAD MATERIAL AND FINISH
01	S502T	Flat Pack	2	D2
02	S502T	Flat Pack	2	D3 or D4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Collector-Base Voltage	V _{CBO}	75	V	
2	Collector-Emitter Voltage	V _{CEO}	40	V	
3	Emitter-Base Voltage	V _{EBO}	6.0	V	
4	Collector Current (Continuous)	tor Current (Continuous) I _C 500		mA	
5	Power Dissipation	P _{tot}	0.3 (Note 1) 0.5 (Note 2)	W	T _{amb} ≤ +25°C (see Figure 1 for derating)
6	Operating Temperature Range	T _{op}	-65 to +150	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	-65 to +150	°C	
8	Soldering Temperature	T_{sol}	+ 260	°C	Time: ≤10s Distance from case ≥1.5mm

NOTES


- 1. One Transistor.
- 2. Four Transistors.



PAGE 7

ISSUE 1

FIGURE 1 - PARAMETER DERATING INFORMATION




Power Dissipation versus Temperature



PAGE 8

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS



SYMBOL	MILLIMETRES		INCI	NOTES	
STIVIDOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	6.10	7.00	0.240	0.275	
A1	-	7.24	-	0.285	4
В	1.22	1.32	0.048	0.052	
С	0.76	2.00	0.030	0.079	
D	0.25	0.50	0.010	0.020	7
E	8.79	-	0.346	-	6
F	0.08	0.15	0.003	0.006	7
G	1.27	TYP.	0.050 TYP.		3, 9
Н	0.37	0.80	0.015	0.032	2
К	6.10	-	0.240	-	8
L	18.80	-	0.740	-	
М	1.77	1.85	0.070	0.073	5
N	1.27 TYP.		0.050 TYP.		5
S	-	7.63	-	0.300	

NOTES: See Page 9.



PAGE 9


ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES

- 1. Index area: a notch or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown.
- 2. Dimension H shall be measured at the point of exit of the lead from the body.
- 3. The true position pin spacing is 1.27mm (0.050 inch) between centrelines. Each pin centreline shall be located within ±0.13mm (0.005 inch) of its true longitudinal position relative to Pins 2 and 13.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. 4 spaces.
- 6. 4 leads.
- 7. All leads.
- 8. 10 leads.
- 9. 8 spaces.

FIGURE 3 - FUNCTIONAL DIAGRAM AND PIN ASSIGNMENT





PAGE 10

ISSUE 1

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 5000 for Discrete Semiconductor Components.
- (b) MIL-STD-750, Test Methods and Procedures for Semiconductor Devices.
- (c) ESA/SCC Basic Specification No. 23500, Requirements for Lead Materials and Finishes for Components for Space Application.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply.

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the transistor array specified herein are stated in this specification and ESA/SCC Generic Specification No. 5000. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.



Rev. 'A'

PAGE 11

ISSUE 1

4.2.3 Deviations from Burn-in and Electrical Measurements (Chart III)

(a) Para. 9.22, "H.T.R.B. Test": Shall not be performed

4.2.4 Deviations from Qualification Tests (Chart IV)

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

(a) The electrical measurements referenced 9.9.3, shall be performed in accordance with Table 6 of this specification.

4.3 <u>MECHANICAL REQUIREMENTS</u>

4.3.1 <u>Dimension Check</u>

The dimensions of the transistor array specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the transistor array specified herein shall be 0.4 grammes.

4.3.3 <u>Terminal Strength</u>

The requirements for terminal strength testing are specified in Section 9 of ESA/SCC Generic Specification No. 5000. The test conditions shall be as follows:-

Test Condition:

'E', Lead Fatigue.

Applied Force:

 2.5 ± 0.1 Newtons, 3 bends at 45° .



PAGE 12

ISSUE 1

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the transistor array specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal or ceramic body with hard glass seals and the lid shall be welded, brazed, preform soldered or glass frit sealed.

4.4.2 Lead Material and Finish

The lead material shall be Type 'D' with either Type '2' or Type '3 or 4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

Lead identification shall be as shown in Figures 2 and 3.

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:-

	<u>520702002B</u>	
Detail Specification Number ———		
Type Variant (see Table 1(a)) ———		
Testing Level (B or C. as applicable)		



PAGE 13

ISSUE 1

4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.5.5 Marking of Small Components

When it is considered that the component is too small to accommodate the marking as specified above, as much as space permits shall be marked. The order of precedence shall be as follows:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

The marking information in full shall accompany each component in its primary package.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured at room temperature are scheduled in Table 2. Unless otherwise specified, measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = -55(+5-0)$ and +150(+0-5) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits for use in performing the electrical measurements listed in Table 2 of this specification are shown in Figure 4.



PAGE 14

ISSUE 1

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at T_{amb} = +22±3 °C. The parameter drift values (Δ) applicable to the parameters scheduled shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 5000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

4.7.3 <u>Electrical Circuits for Power Burn-in</u>

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



PAGE 15

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	MIL-STD-750	TEST CONDITIONS	LIMITS		UNIT
NO.	CHARACTERISTICS	STIVIBUL	TEST METHOD	TEST CONDITIONS	MIN	MAX	UNIT
1 to 4	Collector-Emitter Breakdown Voltage	V _{(BR)CEO}	3011	I _C = 10mA I _B = 0A Note 1	40		V
5 to 8	Collector-Base Breakdown Voltage	V _{(BR)CBO}	3001	I _C = 10μA I _E = 0A	75	-	V
9 to 12	Emitter-Base Breakdown Voltage	V _{(BR)EBO}	3026	I _E = 10μA I _C = 0A	6.0	-	V
13 to 16	Collector-Base Cut-off Current	I _{CBO}	3036	V _{CB} = 60V I _E = 0A	-	10	nA
17 to 20	Emitter-Base Cut-off Current	I _{EBO}	3061	V _{EB} = 3.0V I _C = 0A	-	10	nA
21 to 24	D.C. Forward Current Transfer Ratio 1	h _{FE1}	3076	I _C = 10mA V _{CE} = 10V Note 1	75	-	-
25 to 28	D.C. Forward Current Transfer Ratio 2	h _{FE2}	3076	I _C = 150mA V _{CE} = 10V Note 1	100	300	-
29 to 32	D.C. Forward Current Transfer Ratio 3	h _{FE3}	3076	I _C = 500mA V _{CE} = 10V Note 1	40	-	-
33 to 36	Collector-Emitter Saturation Voltage 1	V _{CE(sat)1}	3071	I _C = 150mA I _B = 15mA Note 1	1	0.3	V
37 to 40	Collector-Emitter Saturation Voltage 2	V _{CE(sat)2}	3071	I _C = 500mA I _B = 50mA Note 1	-	1.0	V
41 to 44	Base-Emitter Saturation Voltage	V _{BE(sat)}	3066	I _C = 150mA I _B = 15mA Note 1	-	1.2	V

NOTES: See Page 16.



PAGE 16

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	MIL-STD-750	TEST	TEST CONDITIONS	LIMITS		UNIT
INO.	OHANACTENISTICS	STIVIBOL	TEST METHOD	FIG.	(NOTE 2)	MIN	MAX	ONII
45 to 48	Output Capacitance	C _{obo}	3236	-	$V_{CB} = 10V$ $I_E = 0A$ 100kHz < f < 1.0MHz	-	8.0	pF
49 to 52	Turn-on Time	t _{on}	-	4(a)	$I_C = 150$ mA $I_B = 15$ mA $V_{CC} = 30$ V	-	45	ns
53 to 56	Turn-off Time	t _{off}	-	4(b)	$I_C = 150 \text{mA}$ $I_{B1} = I_{B2} = 15 \text{mA}$ $V_{CC} = 30 \text{V}$	-	310	ns
57 to 60	Cut-off Frequency	f _t	3301	-	$I_C = 20$ mA $V_{CE} = 10$ V f = 100MHz	250	-	MHz

NOTES

- 1. Pulsed measurement: Pulse Width ≤500µs, Duty Cycle ≤2.5%.
- 2. Measurements shall be performed on a sample basis, LTPD7 or less.




PAGE 17

ISSUE 1

FIGURE 4 - TEST CIRCUIT


FIGURE 4(a) - TURN-ON TIME



Input:

Rise time \leq 2.0ns Duty Cycle \geq 2.0% = $\frac{t1}{t2}$ t1 = 200 \pm 10ns.

FIGURE 4(b) - TURN-OFF TIME



Duty Cycle ≤ 2.0%

NOTES

1. D1 similar to 1N4148, t_{rr}≤8.0ns max.



Rev. 'A'

PAGE 18

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

No.	CHARACTERISTICS	SYMBOL	MIL-STD-750	TEST CONDITIONS	LIMITS		UNIT
100.	OHARACTERISTICS	STIVIBOL	TEST METHOD TEST CONDITIONS		MIN	MAX	
13 to 16	Collector-Base Cut-off Current	Ісво	3036	T _{amb} = + 150°C V _{CB} = 60V I _E = 0A	-	10	μΑ
21 to 24	D.C. Forward Current Transfer Ratio 1	h _{FE1}	3076	T_{amb} = -55°C I_C = 10mA, V_{CE} = 10V Note 1	35	-	-

NOTES

1. Pulsed measurement: Pulse Width ≤500µs, Duty Cycle ≤2.5%.

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
13 to 16	Collector-Base Cut-off Current	Ісво	As per Table 2	As per Table 2	±2.0 or (1) ±100	nA %
21 to 24	D.C. Forward Current Transfer Ratio 2	h _{FE2}	As per Table 2	As per Table 2	± 15	%
33 to 36	Collector-Emitter Saturation Voltage 1	V _{CE(sat)1}	As per Table 2	As per Table 2	±30 or (1) ±15	mV %

NOTES

1. Whichever is greater, referred to the initial value.




PAGE 19

ISSUE 1

TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+20 to +50	°C
2	Collector-Base Voltage	V _{CB}	10 to 40	V
3	Power Dissipation Single Section 4 Sections	P _{lot}	0.125 0.500	W

FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS



NOTES

- V_{CB} set for 30V.
 V₁ adjusted so that P_{tot} = max. rating at T_{amb} according to derating curve.
 R chosen according to availability of V₁, as long as: V₁ + V_{CB} < V_{CEO}.
- 4. Circuit repeated 4 times.



PAGE 20

ISSUE 1

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 5000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 2. The measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points and on Completion of Endurance Tests</u>

The parameters to be measured at intermediate points and on completion of endurance testing are scheduled in Table 6 of this specification. The measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 Conditions for Operating Life Tests (Part of Endurance Testing)

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 5000. The conditions for operating life testing shall be the same as specified in Table 5 for the power burn-in test.

4.8.4 Electrical Circuits for Operating Life Tests

The circuit to be used for performance of the operating life test shall be the same as specified in Figure 5 for power burn-in.

4.8.5 Conditions for High Temperature Storage Test (Part of Endurance Testing)

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 5000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 21

ISSUE 1

TABLE 6 - ELECTRICAL MEASUREMENTS AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	LIMITS		UNIT
					MIN.	MAX.	UNIT
13 to 16	Collector-Base Cut-off Current	I _{CBO}	As per Table 2	As per Table 2	-	10	nA
25 to 28	D.C. Forward Current Transfer Ratio 2	h _{FE2}	As per Table 2	As per Table 2	100	300	-
33 to 36	Collector-Emitter Saturation Voltage 1	V _{CE(sat)1}	As per Table 2	As per Table 2	-	0.3	V